

CPU REPERTOIRE

OCTAL FORMAT		HEXADECIMAL FORMAT		CODING FORMAT		INSTRUCTION		OPERATION		SR1 BITS		
o	f	a	m	OP	a	m				C	OV	CC
00	0	01	00	1	ICP	a	† Initiate CP Bit	Execute the CP Bit Subtest specified by (R ₀) ₇₋₀	-	-	-	
00	0	02	00	0	2	SRM	† RAM BIT Sig to 78-7D	BIT Signature to CP Control Memory 78 thru 7D	-	-	-	
00	0	03	00	0	3	LRM	† 78-7D to RAM BIT Sig	CP Control Memory 78 thru 7D to BIT Signature	-	-	-	
00	0	04	00	0	4	IMP	† Initiate MP BIT	Execute maintenance panel subtest	-	-	-	
00	0	05	00	0	5	IDS	† Initiate/Update Deadstick	Activate/reset the deadstick timer	-	-	-	
00	0	06	00	a	6	RSCS a	† Read Semi Conductor Memory Status Register	SCM SR → R ₀	-	-	-	
00	0	07	00	0	7	EEC	† Enable Error Correct Logic	1 → SCM SR bit 2 ⁴	-	-	-	
00	0	10	00	0	8	DEC	† Disable Error Correct Logic	0 → SCM SR bit 2 ⁴	-	-	-	
00	0	11	00	0	9	SEL a	† Search Error Log	-	-	-	-	
00	0	0	00	a	m	-	With m=0 A-F Illegal	Causes CP Instruction Fault Interrupt when executed	-	-	-	
00	2	a	m	02	a	m	SPT a,y,m	Stack Put Top (Y)→(R ₀); (R ₀)→Y	-	-	-	
00	3	a	m	03	a	m	BL a,y,m	Byte Load (Y) _{byte} →R ₀	0	0	X	
01	0	a	m	04	a	m	LR a,m	Load (Register) (R _m)→R ₀	0	0	X	
01	1	a	m	05	a	m	LI a,m	Load (Indirect) (Y*)→R ₀	0	0	X	
01	2	a	m	06	a	m	LK a,y,m	Load (Constant) Y→R ₀	0	0	X	
01	3	a	m	07	a	m	L a,y,m	Load (Y)→R ₀	0	0	X	
02	0	a	00	08	a	0	PR a	Make Positive (Register) If (R ₀)<0,0-(R ₀)→R ₀ If (R ₀)≥0,(R ₀) unchanged	X	X	X	
02	0	a	01	08	a	1	NR a	Make Negative (Register) If (R ₀)≥0,0-(R ₀)→R ₀ If (R ₀)<0,(R ₀) unchanged	X	X	X	
02	0	a	02	08	a	2	RR a	Round (Register) (R ₀)+(R ₀ +1)15→R ₀	X	X	X	
02	0	a	04	08	a	4	TCR a	Two's Complement 0 - (R ₀)→R ₀	X	X	X	
02	0	a	05	08	a	5	TCDR a	Two's Complement Double (Register) 0 - (R ₀ , R ₀ +1) → R ₀ ,R ₀ +1	X	X	X	
02	0	a	06	08	a	6	OCR a	One's Complement FFFF+(R ₀)→R ₀	0	0	X	
02	0	a	10	08	a	8	IROR a	Increase by 1 (Register) (R ₀)+1→R ₀	X	X	X	
02	0	a	11	08	a	9	DROR a	Decrease by 1 (Register) (R ₀)-1→R ₀	X	X	X	
02	0	a	12	08	a	A	IRTR a	Increase by 2 (Register) (R ₀)+2→R ₀	X	X	X	
02	0	a	13	08	a	B	DRTR a	Decrease by 2 (Register) (R ₀)-2→R ₀	X	X	X	
02	1	a	m	09	a	m	LDI a,m	Load Double (Indirect) (Y*,Y*+1) → R ₀ ,R ₀ +1	0	0	X	
02	3	a	m	0B	a	m	LD a,y,m	Load Double (Index) (Y,Y+1) → R ₀ ,R ₀ +1	0	0	X	
03	0	a	00	0C	a	0	ER a	Executive Return (Register) If Class II interrupts enabled, (P)+1→R ₀	0	0	X	
03	0	a	01	0C	a	1	SSOR a	Store Status Register 1 (Register) (SR1)→R ₀	0	0	X	
03	0	a	02	0C	a	2	SSTR a	Store Status Register 2 (Register) (SR2)→R ₀	0	0	X	
03	0	a	03	0C	a	3	SCR a §	Store Real Time Clock Lower (Register) (RTC) ₁₅₋₀ →R ₀	0	0	X	
03	0	a	04	0C	a	4	LPR a	Load P Register (R ₀)→P	-	-	-	
03	0	a	05	0C	a	5	LSOR a	† Load Status Register 1 (Register) (R ₀)→SR1	-	-	-	
03	0	a	06	0C	a	6	LSTR a	† Load Status Register 2 (Register) (R ₀)→SR2	-	-	-	
03	0	a	07	0C	a	7	LCR a §	† Load Real Time Clock Lower (Register) (R ₀)→RTC ₁₅₋₀	-	-	-	
03	0	00	10	0C	0	8	ECR	§ Enable Real Time Clock Count and Interrupt Enable RTC Count and Overflow Interrupt	-	-	-	
03	0	00	11	0C	0	9	DCR	§ Disable Real Time Clock Count and Interrupt Disable RTC Count and Overflow Interrupt	-	-	-	
03	0	a	12	0C	a	A	LEM a	§ Load and Enable Monitor Clock and Interrupt (R ₀) → MC Register; Enable Count and Interrupt	-	-	-	
03	0	00	13	0C	0	B	DM §	† Disable Monitor Clock Count Disable MC Count and Interrupt	-	-	-	
03	0	a	14	0C	a	C	LCRD a	§ Load Real Time Clock Double and Enable Count (Register) (R ₀ ,R ₀ +1) → RTC and Enable Count	-	-	-	
03	0	a	15	0C	a	D	SCRD a	§ Store Real Time Clock Double (Register) (RTC) → R ₀ ,R ₀ +1	0	0	X	
03	0	00	16	0C	0	E	ECIR	§ Enable Real Time Clock Overflow Interrupt Enable RTC Overflow Interrupt	-	-	-	
03	0	00	17	0C	0	F	DCIR	§ Disable Real Time Clock Overflow Interrupt Disable RTC Overflow Interrupt	-	-	-	
03	3	a	m	0F	a	m	LM a,y,m	Load Multiple If m ≥ a; (Y...Y+m-a) → R ₀ ...R _m If m < a; (Y...Y+m-a+16) → R ₀ ...R _m	-	-	-	
04	0	a	00	10	a	0	SQR a	# Square Root √(R ₀ ,R ₀ +1) → R ₀ +1; Res. → R ₀	0	X	X	
04	0	a	01	10	a	1	RVR a	Reverse Register (Register) Reverse order of bits in R ₀	0	0	X	
04	0	a	02	10	a	2	CNT a	Count Ones (Register) Number of binary ones in R ₀ →R ₀ +1	-	-	-	
04	0	a	03	10	a	3	SFR a	Scale Factor (Register) Shift (R ₀ ,R ₀ +1) left until (R ₀) ₁₅ ≠ (R ₀) ₁₄ , zero fill; shift count → R ₀ +1+(1 ¹)	-	-	-	
04	0	a	04	10	a	4	SMC a	§ Store Monitor Clock Monitor Clock → R ₀	-	-	-	
04	0	a	05	10	a	5	SQRT a	§ Floating Point Square Root √(R ₀ ,R ₀ +1) → R ₀ ,R ₀ +1	0	X	X	
04	0	a	06	10	a	6	LCEP a	§ Load Clock Enable Periodic (R ₀) → RTC ₁₅₋₀ and enable interrupt; upon interrupt, (R ₀ +1) → RTC ₁₅₋₀	-	-	-	
04	0	a	10	10	a	8	IS	† Initialize System	0	0	0	
04	0	a	11	10	a	9	IB	† Initialize Bus	-	-	-	
04	2	a	m	12	a	m	QPT a,y,m	Queue Put Top (Y)-(R ₀),(R ₀)→Y,if (Y)=0 then (R ₀)→Y+1	-	-	-	
04	3	a	m	13	a	m	BLX a,y,m	Byte Load and Index by 1 (Y) _{byte} →R ₀ 7-0, 0→R ₀ 15-8 (R _m)+1→R _m	0	0	X	
05	0	a	m	14	a	m	SBR a,m	Set Bit (Register) 1→(R ₀) _m	0	0	X	
05	1	a	m	15	a	m	LXI a,m	Load and Index by 1 (Indirect) Y*→R ₀ ;(R _m)+1→R _m if a ≠ m	0	0	X	
05	2	a	m	16	a	m	QPB a,y,m	Queue Put Bottom (R ₀)→(Y+1),(R ₀)→Y+1, 0→(R ₀)	-	-	-	
05	3	a	m	17	a	m	LX a,y,m	Load and Index by 1 (Index) (Y)→R ₀ ;(R _m)+1→R _m	0	0	X	

(1) Count=31 for all zeros or all ones

† Privileged Instructions

Math Pac Instructions

§ RTC or External clock required

CPU REPERTOIRE (CONT.)

OCTAL FORMAT				HEXADECIMAL FORMAT				CODING FORMAT				SRI BITS			
o f a m				O P a m				I N S T R U C T I O N				O P E R A T I O N			
0 6 1 a m				1 8 a m				Z B R a,m				Zero Bit (Register)			
0 6 1 a m				1 9 a m				L D X i a,m				Load Double Index by 2 (Indirect)			
0 6 2 a m				1 A a m				S G T a,y,m				Stack Get Top			
0 6 3 a m				1 B a m				L D X a,y,m				Load Double and Index by 2 (Index)			
0 7 0 a m				1 C a m				C B R a,m				Compare Bit to Zero (Register)			
0 7 1 0 0 m				1 D 0 m				L P I m				↑ Load Program Status Words (Indirect)			
0 7 2 a m				1 E a m				Q G T a,y,m				Queue Get Top			
0 7 3 0 0 m				1 F 0 m				L P y,m				↑ Load Program Status Words (Index)			
1 0 0 a m				2 0 a m				L R S R a,m				Logical Right Single Shift (Register)			
1 0 2 a m				2 2 a m				L R S a,y,m				Logical Right Single Shift (Constant)			
1 0 3 a m				2 3 a m				B S a,y,m				Byte Store (Index)			
1 1 0 a m				2 4 a m				A R S R a,m				Algebraic Right Single Shift (Register)			
1 1 1 a m				2 5 a m				S i a,m				Store (Indirect)			
1 1 2 a m				2 6 a m				A R S a,y,m				Algebraic Right Single Shift (Constant)			
1 1 3 a m				2 7 a m				S a,y,m				Store (Index)			
1 2 0 a m				2 8 a m				L R D R a,m				Logical Right Double Shift (Register)			
1 2 1 a m				2 9 a m				S D I a,m				Store Double (Indirect)			
1 2 2 a m				2 A a m				L R D a,y,m				Algebraic Right Double Shift (Constant)			
1 2 3 a m				2 B a m				S D a,y,m				Store Double (Index)			
1 3 0 a m				2 C a m				A R D R a,m				Algebraic Right Double Shift (Register)			
1 3 2 a m				2 E a m				A R D a,y,m				Algebraic Right Double Shift (Constant)			
1 3 3 a m				2 F a m				S M a,y,m				Store Multiple			
1 4 0 a m				3 0 a m				A L S R a,m				Algebraic Left Single Shift (Register)			
1 4 2 a m				3 2 a m				A L S a,y,m				Algebraic Left Single Shift (Constant)			
1 4 3 a m				3 3 a m				B S X a,m				Byte Store and Index by 1 (Index)			
1 5 0 a m				3 4 a m				C L S R a,m				Circular Left Single Shift (Register)			
1 5 1 a m				3 5 a m				S X i a,m				Store and Index by 1 (Indirect)			
1 5 2 a m				3 6 a m				C L S a,y,m				Circular Left Single Shift (Constant)			
1 5 3 a m				3 7 a m				S X a,y,m				Store and Index by 1 (Index)			
1 6 0 a m				3 8 a m				A L D R a,m				Algebraic Left Double Shift (Register)			
1 6 1 a m				3 9 a m				S D X i a,m				Store Double and Index by 2 (Indirect)			
1 6 2 a m				3 A a m				A L D a,y,m				Algebraic Left Double Shift (Constant)			
1 6 3 a m				3 B a m				S D X a,y,m				Store Double and Index by 2 (Index)			
1 7 0 a m				3 C a m				C L D R a,m				Circular Left Double Shift (Register)			
1 7 1 0 0 m				3 D 0 m				S Z i m				Store Zero (Indirect)			
1 7 2 a m				3 E a m				C L D a,y,m				Circular Left Double Shift (Constant)			
1 7 3 0 0 m				3 F 0 m				S Z a,y,m				Store Zero (Index)			
2 0 0 a m				4 0 a m				S U R a,m				Subtract (Register)			
2 0 1 a m				4 1 a m				S U I a,m				Subtract (Indirect)			
2 0 2 a m				4 2 a m				S U K a,y,m				Subtract (Constant)			
2 0 3 a m				4 3 a m				S U I a,m				Subtract (Index)			
2 1 0 a m				4 4 a m				S U R a,y,m				Subtract Double (Register)			
2 1 1 a m				4 5 a m				S U D i a,m				Subtract Double (Indirect)			
2 1 3 a m				4 7 a m				S U D a,y,m				Subtract Double (Index)			
2 2 0 a m				4 8 a m				A R a,m				Add (Register)			
2 2 1 a m				4 9 a m				A i a,m				Add (Indirect)			
2 2 2 a m				4 A a m				A K a,y,m				Add (Constant)			
2 2 3 a m				4 B a m				A a,y,m				Add (Index)			
2 3 0 a m				4 C a m				A D R a,m				Add Double (Register)			
2 3 1 a m				4 D a m				A D i a,m				Add Double (Indirect)			
2 3 3 a m				4 F a m				A D i a,m				Add Double (Index)			
2 4 0 a m				5 0 a m				C R a,m				Compare (Register)			
2 4 1 a m				5 1 a m				C i a,m				Compare (Indirect)			
2 4 2 a m				5 2 a m				C K a,y,m				Compare (Constant)			
2 4 3 a m				5 3 a m				C a,y,m				Compare (Index)			
2 5 0 a m				5 4 a m				C D R a,m				Compare Double (Register)			
2 5 1 a m				5 5 a m				C D i a,m				Compare Double (Indirect)			
2 5 3 a m				5 7 a m				C D a,y,m				Compare Double (Index)			
2 6 0 a m				5 8 a m				M R a,m				Multiply (Register)			
2 6 1 a m				5 9 a m				M i a,m				Multiply (Indirect)			
2 6 2 a m				5 A a m				M K a,y,m				Multiply (Constant)			

CPU REPERTOIRE (CONT.)

OCTAL FORMAT				HEXADECIMAL FORMAT				CODING FORMAT				SRI BITS			
o f a m				O P a m				I N S T R U C T I O N				O P E R A T I O N			
2 6 3 a m				5 B a m				M a,y,m				Multiply (Index)			
2 7 0 a m				5 C a m				D R a,m				Divide (Register)			
2 7 2 1 a m				5 D a m				D i a,m				Divide (Indirect)			
2 7 3 a m				5 E a m				D K a,y,m				Divide (Constant)			
2 7 3 a m				5 F a m				D a,y,m				Divide (Index)			
3 0 0 a m				6 0 a m				A N D R a,m				AND (Register)			
3 0 1 a m				6 1 a m				A N D i a,m				AND (Indirect)			
3 0 2 a m				6 2 a m				A N D K a,y,m				AND (Constant)			
3 0 3 a m				6 3 a m				A N D a,y,m				AND (Index)			
3 1 0 a m				6 4 a m				O R R a,m				OR (Register)			
3 1 1 a m				6 5 a m				O R i a,m				OR (Indirect)			
3 1 2 a m				6 6 a m				O R K a,y,m				OR (Constant)			
3 1 3 a m				6 7 a m				O R a,y,m				OR (Index)			
3 2 0 a m				6 8 a m				X O R R a,m				Exclusive OR (Register)			
3 2 1 a m				6 9 a m				X O R i a,m				Exclusive OR (Indirect)			
3 2 2 a m				6 A a m				X O R K a,y,m				Exclusive OR (Constant)			
3 2 3 a m				6 B a m				X O R a,y,m				Exclusive OR (Index)			
3 3 0 a m				6 C a m				M S R a,m				Masked Substitute (Register)			
3 3 1 a m				6 D a m				M S i a,m				Masked Substitute (Indirect)			
3 3 2 a m				6 E a m				M S K a,y,m				Masked Substitute (Constant)			
3 3 3 a m				6 F a m				M S a,y,m				Masked Substitute (Index)			
3 4 0 a m				7 0 a m				C M R a,m				Compare Masked (Register)			
3 4 1 a m				7 1 a m				C M i a,m				Compare Masked (Indirect)			
3 4 2 a m				7 2 a m				C M K a,y,m				Compare Masked (Constant)			
3 4 3 a m				7 3 a m				C M a,y,m				Compare Masked (Index)			
3 5 0 0 0 0 0 0				7 4 0 0				I O C R				† Input/Output Command			
3 5 0 a m				7 4 a m				I O C a,y,m				† Input/Output Command			
3 5 1 0 0 m				7 5 0 m				B F i m				Biased Fetch (Indirect)			
3 5 2 0 0 m				7 6 0 m				R E X y,m				Remote Execute			
3 5 3 0 0 m				7 7 0 m				B F y,m				Biased Fetch (Index)			
3 6 0 a m				7 8 a m				C L R a,m				Compare Logical (Register)			
3 6 1 a m				7 9 a m				C L i a,m				Compare Logical (Indirect)			
3 6 2 a m				7 A a m				C L K a,y,m				Compare Logical (Constant)			
3 6 3 a m				7 B a m				C L a,y,m				Compare Logical (Index)			
3 7 0 a 0 0				7 C a 0				V F a				† Trigonometric Vector without correction			
3 7 0 a 0 1				7 C a 1				R F a				† Trigonometric Rotate without correction			
3 7 0 a 0 2				7 C a 2				V F P a				† Trigonometric Vector			
3 7 0 a 0 3				7 C a 3				R F P a				† Trigonometric Rotate			
3 7 0 a 0 4				7 C a 4				V H a				† Hyperbolic Vector without correction			
3 7 0 a 0 5				7 C a 5				R H a				† Hyperbolic Rotate without correction			
3 7 0 a 0 6				7 C a 6				V H P a				† Hyperbolic Vector			
3 7 0 a 0 7				7 C a 7				R H P a				† Hyperbolic Rotate			
3 7 0 a 1 0				7 C a 8				F C a,y				† Floating Point Compare			
3 7 0 a 1 2				7 C a 9				F X C a				† Floating Point Conversion			
3 7 0 a 1 3				7 C a B				N F a				† Floating Point Normalize			
3 7 0 a 1 6				7 C a E				Q A L a,y				† Algebraic Left Quadruple Shift			
3 7 0 a 1 7				7 C a F				Q A R a,y				† Algebraic Right Quadruple Shift			
3 7 1 a 0 0				7 D a 0				S I N a				† Floating Point Sine			
3 7 1 a 0 1				7 D a 1				C O S a				† Floating Point Cosine			
3 7 1 a 0 2				7 D a 2				T A N a				† Floating Point Tangent			
3 7 1 a 0 3				7 D a 3				A S I N a				† Floating Point Arcsine			
3 7 1 a 0 4				7 D a 4				A C O S a				† Floating Point Arccosine			

(2) The command instruction address is relative to page set 0.
† IOC required

INPUT OUTPUT INSTRUCTIONS

OCTAL FORMAT	HEXADEDECIMAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	SRT BITS					
					11	10	9-8			
o	f	a	m	OP	a	m	C	OV	CC	
INPUT/OUTPUT INSTRUCTIONS - COMMAND/CHAIN INSTRUCTIONS										
70	0	00	E0	0	ACR 0	Channel Control	Master clear all channels	-	-	
70	0	00	04	E0	4	CCR 4	Channel Control	Enable external interrupts, all channels; Set External Interrupt Enable (EIE) line	-	
70	0	00	05	E0	5	CCR 5	Channel Control	Disable external interrupts channel a; all channels; Clear External Interrupt Enable (EIE) line	-	
70	0	a	06	E0	a	CCR a,6	Enable Selected Interrupts	Enable Class III, Priority 2,3,4 interrupts, channels 0 to a-1	-	
70	0	a	07	E0	a	CCR a,7	Disable Selected Interrupts	Master clear, channel a	-	
70	0	a	10	E0	a	CCR a,8	Channel Control	Enable external interrupts, channel a; Set External Interrupt Enable (EIE) line	-	
70	0	a	11	E0	a	CCR a,9	Clear Input on Channel a	Disable external interrupts, channel a; Clear External Interrupt Enable (EIE) line	-	
70	0	a	12	E0	a	CCR a,A	Clear Output on Channel a	Enable Class III, Priority 2,3,4 interrupts, channel a	-	
70	0	a	14	E0	a	CCR a,C	Channel Control	Disable Class III, Priority 2,3,4 interrupts, channel a	-	
70	0	a	15	E0	a	CCR a,D	Channel Control		-	
70	0	a	16	E0	a	CCR a,E	Channel Control		-	
70	0	a	17	E0	a	CCR a,F	Channel Control		-	
INPUT/OUTPUT INSTRUCTIONS - COMMAND INSTRUCTIONS										
71	2	a	02	E6	a	2	ICK a,y	Initiate Input Chain	Y-IOCM ₂ , initiate input chain	-
71	2	a	06	E6	a	6	OCK a,y	Initiate Output Chain	Y-IOCM ₆ , initiate output chain	-
71	2	a	m	E6	a	m	WIMK a,y,m	Write Control Memory	Y-IOCM _m , channel a	-
71	2	a	m	E6	a	m	WCMK a,m,y	Write Control Memory	(Y)-IOCM _m , channel a	-
71	3	a	m	E7	a	m	WIM a,y,m	Write Control Memory	Channel a, (IOCM _a) → Y	-
72	3	a	m	EB	a	m	RIM a,y,m	Read Control Memory		-
76	0	a	m	F8	a	m	SICR a,m	Serial Interface Control	Set or clear serial channel a discretes	-
76	3	a	m	FB	a	m	SST a,m	Store Serial Status	Channel a status bits per m → Y	-
INPUT/OUTPUT INSTRUCTIONS - CHAIN INSTRUCTIONS										
70	2	a	m	E2	a	m	LDMI a,y,m	Load Control Memory	(Y, Y+1) → BCW, BAP; initiate transfer	-
70	3	00	00	E3	0	0	IO 0,y	Input Data	(Y, Y+1) → BCW, BAP; initiate transfer	-
70	3	01	00	E3	1	0	IO 1,y	Output Data	(Y, Y+1) → BCW, BAP; initiate transfer	-
70	3	02	00	E3	2	0	IO 2,y	External Function	(Y, Y+1) → BCW, BAP; initiate transfer	-
70	3	03	00	E3	3	0	IO 3,y	Force External Function	(Y, Y+1) → BCW, BAP; initiate transfer	-
71	2	00	m	E6	0	m	LCMK m,y	Load Control Memory	Y-IOCM _m	-
71	3	00	m	E7	0	m	LCM m,y	Load Control Memory	(Y)-IOCM _m	-
72	3	00	m	EB	0	m	SCM m,y	Store Control Memory	(IOCM _m) → Y	-
73	0	00	m	EC	0	0	HCR	Halt Chain	Halt chaining (chaining)	-
73	0	01	m	EC	1	0	IPR	Interrupt Processor	Generate chain interrupt (chaining)	-
73	3	00	m	EF	0	0	ZF y	Zero Flag	0 → Y _{15,14}	-
73	3	01	m	EF	1	0	SF y	Set Flag	1 → Y _{15,14}	-
73	3	02	m	EF	2	0	TF y	Test and Set Y	0 → Y _{15,14} set condition	-
73	3	04	m	EF	4	0	ZB y,m	Clear Bit	0 → Y _m	-
73	3	05	m	EF	5	0	SB y,m	Set Bit	1 → Y _m	-
73	3	07	m	EF	7	0	CB y,m	Compare Bit to Zero	Ym:0 set condition	-
74	2	00	F2	0	0	0	SJC 0,y	Serial Jump (Unconditional)	Unconditional Y → CAP; clear flag	-
74	2	01	F2	1	0	0	SMJC 1,y	Serial Jump (Conditional)	Serial Jump if suppress flag not set. No jump for MIL-STD-1397 or NAT-STD-1153 (4)	-
74	2	02	F2	2	0	0	SMJC 2,y	Serial Jump (Conditional)	Serial Jump if monitor flag set. No jump for MIL-STD-1397 or NAT-STD-1153 (4)	-
74	2	04	F2	4	0	0	SJMC 4,y	Serial Jump (Conditional)	Jump if condition bit (bit 15) in I/O status word is set	-
74	2	10	F2	8	0	0	SJMC 8,y	Serial Jump (Conditional)	Y → CAP if Input Buffer is active	-
74	2	11	F2	9	0	0	SJMC 9,y	Serial Jump (Conditional)	Y → CAP if Output Buffer is active	-
74	2	12	F2	A	0	0	SJMC A,y	Serial Jump (Conditional)	Y → CAP if External Function Buffer is active. No jump for MIL-STD-188C, RS-232-C, or VACALES	-
75	0	00	F4	0	0	0	SFSC m	Search for sync	Perform functions per m-designator	-
76	0	00	F8	0	0	0	CSIR m	Serial Interface Control	Set or clear serial channel discrete function	-
76	3	00	FB	0	0	0	CSST y,m	Store Serial Status	Serial status bit per m → Y	-
77	3	a	FF	a	0	0	IIC a,y,m	Bit-In Test (BIT)	Execute the IOC BIT subtest specified by (Y)	-

ASSIGNED MEMORY ADDRESSES

ADDRESS	ASSIGNMENT
0-3F	NDRO MEMORY
C0-13F	
48-5F	INTERRUPT PROCESSING
60-61	COMMAND CELLS, IOC 0
78-7D	
7F	AUTO START ENTRANCE (NORMAL)
80-BF	EXTERNAL INTERRUPT WORD STORAGE (IOC)

INSTRUCTION FORMATS

INSTRUCTION TYPE

RL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP								a				m			

OP - 8-bit code specifying the operation; RL format only
a - General register designator
m - 4-bit literal constant

RR
RI, TYPE 2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP								a				m			

RI, TYPE 1

OP								d							
----	--	--	--	--	--	--	--	---	--	--	--	--	--	--	--

RK, RX

OP								a				m			
y															

OP CODE - Code specifying the operation
a - General register or subfunction designator
m - General register or subfunction designator
d - Displacement value (two's complement)
y - Address or arithmetic constant

INDIRECT WORD FORMAT

IW 1

IW 2


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
J								UNASSIGNED							
X															

J-VALUE	OPERAND ADDRESS
0	IW 2
1	IW 2 + (Rx)
2	IW 2 + (Rm)
3	IW 2 + (Rm+1)
J-VALUE	OPERAND ADDRESS (CASCADED)
4	IW at IW 2
5	IW at IW 2 + (Rx)
6	IW at IW 2 + (Rm)
7	IW at IW 2 + (Rm+1)
10-17	Unassigned

(4) for MIL-STD-188C and RS-232-C flag is cleared during next character time; for VACALES, flag is cleared when next character is transferred to memory.


OPERAND FORMATS

Literal Format – 4-bit unsigned integer




4-bit m-field of the RL format instructions


Byte Format – 8-bit unsigned integer




Single-Length Format




Double-Length Format Ra,Ra+1; Rm,Rm+1; y, y+1




Floating-Point Format (Ra), (Ra+1); (Rm), (Rm+1); (y), (y+1)



STATUS REGISTER 1 FORMAT



STATUS REGISTER 2 FORMAT



X INTERPRETATION

- XX = 00 – INPUT CHAIN
- 01 – OUTPUT CHAIN
- 11 – I/O COMMAND

C INTERPRETATION

- CCCC – CHANNEL NUMBER

I INTERPRETATION

- II – IOC NUMBER

INDIRECT CONTROL BIT INTERPRETATION

- 00 – NORMAL ADDRESSING
- 01 – NORMAL ADDRESSING
- 10 – INDIRECT ADDRESSING (WORD AT y)
- 11 – INDIRECT ADDRESSING WITH INDEXING (WORD AT y + Rm)

OR

- √ 0 1
- 0 0 1
- 1 1 1

XOR

- √ 0 1
- 0 0 1
- 1 1 0

AND

- √ 0 1
- 0 0 0
- 1 0 1

OPERAND FORMATION

FORMAT	DESCRIPTION
RR	Operand=(Rm)
R1, TYPE 1	Local Jump Address Y=(P)+d
R1, TYPE 2	Operand at Y*=(Rm)
RK	Operand Y=y+(Rm) if m≠0 Operand Y=y if m=0
RX Word	Operand at Y=y if m=0 Operand at Y=y+(Rm) if m≠0
RX Byte	Operand at Y upper if m=0 Operand at Y=(Rm)/2+y if m≠0 B=(Rm) ₀
RL	Operand=m (an absolute literal)

* MATHPAC option only

* Bits 11 and 10 together form the floating point underflow or overflow designator, as follows:
01 = Overflow
11 = Underflow

MRC DISPLAY

DISPLAY CODE	INFORMATION DISPLAYED
000	MRC State AXX - RUN (Program Run) -- = blank XFFX PWR (Power Fault) XXFX PROG (Instruction Fault) -XXS STOP -- = blank s = STOP condition s = 0 Power up or Master Clear 1 Jump-stop 1 2 Jump-stop 2 3 Unconditional jump-stop 4 Stop key depression 5 Breakpoint stop 6 Opstep stop
001	Status Register 1
002	Status Register 2
003	Program Address Register
004	Instruction Register
005	Real-Time Clock Register Lower
006	Real-Time Clock Register Upper
007	Monitor Clock Register
008	Relative Memory Address
009	Relative Memory Data
00A	Absolute Memory Addresses 16-21
00B	Absolute Memory Addresses 0-15
00C	Absolute Memory Data
00D	Breakpoint Address 0 ₂ = 0 Disable instruction breakpoint 0 ₂ = 1 Enable instruction breakpoint 1 ₂ = 0 Disable write breakpoint 1 ₂ = 1 Enable write breakpoint 2 ₂ = 0 Disable read breakpoint 2 ₂ = 1 Enable read breakpoint
00E	Breakpoint Mode
00F	Operation Step Control 0 - CP run mode 1 - CP opstep mode 2 - IOC opstep mode
100-10F	General Register Set 0
110-11F	General Register Set 1
200-2FF	Page Registers, 00-3F 3-0 ₂ = Register 3-0 ₂ = Register 7-6 ₂ = Page register set 5-0 ₂ = Page register
300-31F	P History Address/Code 300 = Address of most recent instruction to alter P 301 = Type of instruction that changed P
A00-AFF	IOC Control Memory 4-7 ₂ = Channel 3-0 ₂ = Channel memory location
B00-BFF	IOC Channel Status 4-7 ₂ = Channel 3-0 ₂ = Channel status location
C00-C0F	IOC Output Data
D00	IOC Command Address
D01	IOC Command Instruction
D02	IOC Chain Instruction
D03	IOC Translates
DFF	IOC Select
E00-E59	Test Parameters
EEE	Test in Process
F00-F05	Fault Signature
FFF	Fault Code

CORDIC FUNCTIONS (OPTIONAL MATHPAC INSTRUCTIONS)

HEXADECIMAL FORMAT	OCTAL FORMAT	CODING FORMAT	FUNCTION	INPUT PARAMETERS	OUTPUT PARAMETERS
OP a m	o f a m	FORM		R_n R_{n+1} R_{n+2}	$Y \rightarrow R_n$ $X \rightarrow R_{n+1}$ $W \rightarrow R_{n+2}$
7C a 0	37 0 a 00	VF a	Trigonometric vector without correction	y x 0	0 $X = \frac{R}{K} = \frac{\sqrt{x^2 + y^2}}{K}$ $W = \theta = \tan^{-1} \frac{y}{x}$
7C a 1	37 0 a 01	RF a	Trigonometric rotate without correction	y x θ	$Y = \frac{y \cos \theta + x \sin \theta}{K}$ $X = \frac{x \cos \theta - y \sin \theta}{K}$ 0
7C a 2	37 0 a 02	VFP a	Trigonometric vector	y x 0	0 $X^2 R = \sqrt{x^2 + y^2}$ $W = \theta = \tan^{-1} \frac{y}{x}$
7C a 3	37 0 a 03	RFP a	Trigonometric rotate	y x θ	$Y = y \cos \theta + x \sin \theta$ $X = x \cos \theta - y \sin \theta$ 0
7C a 4	37 0 a 04	VH a	Hyperbolic vector without correction	y x 0	0 $X = \frac{\sqrt{x^2 - y^2}}{K_1}$ $W = v = \tanh^{-1} \frac{y}{x}$
7C a 5	37 0 a 05	RH a	Hyperbolic rotate without correction	y x v	$Y = \frac{y \cosh v + x \sinh v}{K_1}$ $X = \frac{x \cosh v - y \sinh v}{K_1}$ 0
7C a 6	37 0 a 06	VHP a	Hyperbolic vector	y x 0	0 $X = \sqrt{x^2 - y^2}$ $W = v = \tanh^{-1} \frac{y}{x}$
7C a 7	37 0 a 07	RHP a	Hyperbolic rotate	y x v	$Y = y \cosh v + x \sinh v$ $X = x \cosh v - y \sinh v$ 0
7C a 1	37 0 a 01	RF a	Sin θ , COS θ	0 0.4DBA θ	$Y = \sin \theta$ $X = \cos \theta$ 0
7C a 6	37 0 a 06	VHP a	Log _e x	$x-1$ $x+1$ 0	0 $2\sqrt{x}$ $W = 1/2 \log_e x = \tanh^{-1} \frac{x-1}{x+1}$
7C a 7	37 0 a 07	RHP a	Exponential	1 1 v positive	$Y = e^v = \sinh v + \cosh v$ $X = e^v = \sinh v + \cosh v$ 0
7C a 1	37 0 a 01	RFP a	Polar to Cartesian without correction	0 R θ	$Y = \frac{R \sin \theta}{K}$ $X = \frac{R \cos \theta}{K}$ 0
7C a 3	37 0 a 03	RFP a	Polar to Cartesian	0 R θ	$Y = \frac{R \sin \theta}{K}$ $X = \frac{R \cos \theta}{K}$ 0
7C a 1	37 0 a 01	RF a	Sin θ ; cos θ	0 1 θ	$Y = \frac{\sin \theta}{K}$ $X = \frac{\cos \theta}{K}$ 0


x, y Cartesian Coordinates
 θ Angle of Rotation Trigonometric Mode
 w Angle of Rotation Hyperbolic Mode
 K 0.4DBA
 1 1.1ABF

Bit 15 of all input parameters indicates sign 0 = positive, 1 = negative
 Two's complement notation is used for negative values
 The radix point for Registers R_n and R_{n+1} must be the same
 The radix point for $W =$ Constant in hyperbolic mode is between bit 2¹⁵ and 2¹⁴


The maximum value for positive trigonometric coordinates x and y is 36F6 for $m = 0, 1$ and 5A82 for $m = 2, 3$
 The maximum value for positive hyperbolic coordinates x and y is 35CD for $m = 5$ and 2D7C for $m = 7$

Angle θ is represented in Binary Angular Measurement (BAMS). Bit 2¹⁵ represents 180°. Each successive bit equal to one represents an angle one-half as large as its adjoining higher order bit. Least significant bit = .0054931° = 19.7" $y/x \leq 75$ for $m = 4, 6$ and $x \leq 76A6$ for $m = 6$.


MEMORY ADDRESS GENERATION




INTERRUPT ENTRANCE ADDRESS INDEX



Class I Interrupt Address Index



Class II Interrupt Address Index



Class III Interrupt Address Index

INTERRUPT PRIORITY

CLASS	PRIORITY	INTERRUPT	BINARY INTERRUPT CODE	NOTES
I HARDWARE	1	Power Fault	0000	1
	2	IOC Memory Resume	0010	2
	3	IOC Memory Parity	0100	2
	4	CP Memory Resume	0010	2
	5	CP Memory Parity	0100	2
II SOFTWARE	1	CP Instruction Fault	00000	1
	2	IOC Instruction Fault (74)	00010	3
	3	IOC Instruction Fault	00010	3
	4	IOC Protect Fault	11000	2
	5	Floating Point	00100	4
	6	Executive Return	00110	4
	7	Executive Mode Fault	10000	1
	8	CP Protect Fault	11000	2
	9	RTC Overflow	01000	5
	10	Monitor Clock	01010	5
III IOC AND MMIO	1	IOC Intercomputer Timeout	II CCCC 110	6
	2	IOC External Interrupt/Discrete	II CCCC 000	6,7
	3	IOC Output Chain Interrupt	II CCCC 100	6
	4	IOC Input Chain Interrupt	II CCCC 010	6
	5	MMIO Discrete Interrupt	CC CCCC 110	8
	6	MMIO External Interrupt	CC CCCC 000	8
	7	MMIO Output Data Ready	CC CCCC 100	8
	8	MMIO Input Data Ready	CC CCCC 010	8

NOTES:

- Cannot be locked out
II-IOC Number
- Interrupt is lost if locked out
C -Channel Number
- Interrupt action is not locked out within the IOC, but the interrupt is lost if locked out by the CP
- No operation if locked out
- One level of queuing
- One level of queuing per channel
- Discrete interrupt for MIL-STD-188C, VACALES, or RS-232-C Serial channels
- Bits 3 through 8 define the MMIO channel number

MAIN MEMORY ASSIGNMENTS FOR INTERRUPT HANDLING

FUNCTION	ADDRESS ASSIGNMENT TO CLASS		
	I	II	III
Store the contents of P at address	58	50	48
Store the contents of SR1 at address	59	51	49
Store the contents of SR2 at address	5A	52	4A
Store the contents of RTC lower at address	5B	53	4B
Store the contents of RTC upper at address	5F	57	4F
Reload P with index plus the contents of address	5C	54	4C
Reload SR1 from address	5D	55	4D
Reload SR2 from address	5E	56	4E

I/O CONTROL MEMORY

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Word 0	TM	PS	B	Buffer Transfer Count (BTC)												
Word 1	Buffer Address Pointer (BAP)															
Word 2	Chain Address Pointer (CAP)															
Word 3	Reserved															
Word 4	TM	PS	B	Buffer Transfer Count (BTC)												
Word 5	Buffer Address Pointer (BAP)															
Word 6	Chain Address Pointer (CAP)															
Word 7	Reserved															
Word 8	Monitor Register ⁽¹⁾															
Word 9	Suppress Register ⁽¹⁾															
Word A	Operating Mode Information															
Word B-F	Reserved															

TM = 00 - Abort the transfer. For input, continue accepting the input data, but do not write it into memory.

TM = 01 - Transfer 8-bit bytes.

TM = 10 - Transfer 16-bit words.

TM = 11 - Transfer 32-bit double words.

PS = 0 - Use page register set 0.

PS = 1 - Use page register set 2 if the channel number of the group is less than 8; otherwise use page register set 3.

B = 0 - Most significant byte will be used when performing 8-bit transfers.

B = 1 - Least significant byte will be used when performing 8-bit transfers. The B-bit changes state as each byte transfers.

⁽¹⁾ RS-232-C/MIL-STD-188C only

I/O STATUS WORD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CHANNEL NUMBER															
CHANNEL TYPE:															
0000 ₂ = RESERVED															
0001 ₂ = 1553-B															
0011 ₂ = VACALES SERIAL															
0100 ₂ = MIL-STD-1397 TYPE A, B, C															
0101 ₂ = MIL-STD-1397 TYPE D															
0110 ₂ = RS-232-C															
0111 ₂ = MIL-STD-188C															
1000 ₂ = NAT-STD-4153 (MIL-STD-1397 TYPE E)															
1001 ₂ = NAT-STD-4156															
1111 ₂ = RESERVED															
INPUT CHAIN INTERRUPT PENDING															
OUTPUT CHAIN INTERRUPT PENDING															
EXTERNAL INTERRUPT PENDING															
ERROR/TIMEOUT INTERRUPT PENDING															
CHANNEL INPUT ACTIVE															
CHANNEL OUTPUT ACTIVE															
EXTERNAL INTERRUPT ENABLED															
TEST CONDITION FOR CONDITIONAL JUMPS															

STATUS WORD INTERPRETATION

WORD BIT	MIL-STD-188C FUNCTION	RS-232-C FUNCTION	MIL-STD-188C AND RS-232-C DESCRIPTION
2 ⁰	PARITY ERROR	PARITY ERROR SERIAL CHANNEL DETECTS A PARITY ERROR ON AN INPUT WORD.	
2 ¹	OVERRUN	OVERRUN	SERIAL CHANNEL DOES NOT STORE AN INPUT WORD BEFORE ANOTHER IS TRANSMITTED.
2 ²	BREAK	BREAK	SERIAL CHANNEL DOES NOT DETECT A STOP-BIT. (USED IN ASYNCHRONOUS MODE ONLY)
2 ³	E ACTIVE	CLEAR TO SEND	LINE IS SET "ACTIVE" BY AN EXTERNAL EQUIPMENT.

MIL-STD-1397 PARALLEL OPERATING MODES

MODE REGISTER					MODE OF OPERATION	
15 - 5	4	3	2	1	0	
	0	0	0	0	0	COMPUTER TO PERIPHERAL 16-BIT
	0	0	0	0	1	
	0	0	0	1	0	
	0	0	0	1	1	
	0	0	1	0	0	
	0	0	1	0	1	
	0	0	1	1	0	
	0	0	1	1	1	
	0	1	0	0	0	COMPUTER TO PERIPHERAL - 16-BIT
	0	1	0	0	1	COMPUTER TO COMPUTER - 16-BIT
	0	1	0	1	0	UNDEFINED
	0	1	0	1	1	TEST MODE - 16-BIT
	0	1	1	0	0	COMPUTER TO PERIPHERAL - 32-BIT
	0	1	1	0	1	COMPUTER TO COMPUTER - 32-BIT
	0	1	1	1	0	EXTERNALLY SPECIFIED ADDRESSING
	0	1	1	1	1	UNDEFINED TEST MODE - 32-BIT
	1	1	0	0	0	PERIPHERAL INPUT CHANNEL (PIC) - 16-BIT
	1	1	0	0	1	PERIPHERAL INPUT CHANNEL (PIC) - 32-BIT
RESERVED						

MIL-STD-188C AND RS-232-C OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	REGISTER BITS INTERPRETED
																IF BIT 3 = 0 (NO PARITY) 00 → 5-BIT CHARACTER 01 → 6-BIT CHARACTER 10 → 7-BIT CHARACTER 11 → 8-BIT CHARACTER IF BIT 3 = 1 (INCLUDES PARITY) 00 → 6-BIT CHARACTER 01 → 7-BIT CHARACTER 10 → 8-BIT CHARACTER 11 → 9-BIT CHARACTER 0 → SELECT ODD PARITY 1 → SELECT EVEN PARITY 0 → DISABLE PARITY CHECKING 1 → ENABLE PARITY CHECKING 0 → ONE STOP-BIT ASYNCHRONOUS OUTPUT 1 → TWO STOP-BITS ASYNCHRONOUS OUTPUT 0 → SYNCHRONOUS CHANNEL OPERATION ⁽¹⁾ 1 → ASYNCHRONOUS CHANNEL OPERATION ⁽¹⁾ 0 → RS-232-C OPERATION ⁽¹⁾ 1 → MIL-STD-188C OPERATION ⁽¹⁾
																ASYNCHRONOUS CLOCK SPEED SELECTION 00 RESERVED 10 _s 9600 BAUD 01 RESERVED 11 _s 4800 BAUD 02 50 BAUD 12 _s 1800 BAUD 03 75 BAUD 13 _s 1200 BAUD 04 134.5 BAUD 14 _s 2400 BAUD 05 200 BAUD 15 _s 300 BAUD 06 600 BAUD 16 _s 150 BAUD 07 2400 BAUD 17 _s 110 BAUD
																MUST BE ZERO
RESERVED																

⁽¹⁾ Set by hardware

VACALES OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																NOT USED 0 → SELECT ODD PARITY 1 → SELECT EVEN PARITY 0 → DISABLE PARITY CHECKING 1 → ENABLE PARITY CHECKING
																RESERVED 1 → VACALES 0 → NOT VACALES
																0000 → 1-BIT CHARACTER 1111 → 16-BIT CHARACTER

**MIL-STD-1397 TYPE D AND NAT-STD-4153
(MIL-STD-1397 TYPE E) AND OPERATING MODES**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
											0	0	0	0	16-Bit Interrupt Mode	
													↑			
													↓			
													1	0	0	1
													1	0	1	0
													1	0	1	1
													1	1	0	0
													1	1	0	1
													1	1	1	0
													1	1	1	1
													0 = Non Overlap Mode			
													1 = Overlap Mode			
													0 = No Parity on Input			
													1 = Detect Odd Parity on Input			
													0 = No Parity on Output			
													1 = Odd Parity on Output			
													0 = Disable Source T/O			
													1 = Enable Source T/O			
													0 = Disable Sink T/O			
													1 = Enable Sink T/O			
													0 = Disable Sink Timing Detection			
													1 = Enable Sink Timing Detection			
													0 = Disable SOS Start (Sink T/O)			
													1 = Enable SOS Start (Sink T/O)			
													0 = No Parity on Output			
													1 = Even Parity on Output			
													0 = Enable SOS/SIS Transmission			
													1 = Disable SOS/SIS Transmission			
													0 = Disable Illegal Condition			
													1 = Enable Illegal Condition			

Not Used

NOTE: All information transfers contain a 32-bit information field. For I/O and External Function transfers the number of valid data bits within this 32-bit field may be 8, 16 or 32. Selection is made by the Transfer Mode (TM) field in the Buffer Control Word (BCW) of the Initiate Transfer Instruction.

NOTE: For External Interrupt Transfers the 32-bit field may contain either 16 or 32 valid data bits. Selection is made by bits 0 through 3 (Mode Bits) of I/O Control Memory location 12₈ of the associated I/O channel.

NATO-STD-4156 SERIAL-OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															1 = CONTROL MODULE LOOPBACK
															RESERVED
															1 = DISABLE LONG TIME-OUT INTERRUPT
															1 = SELECT UPPER BANK (TEST ONLY)
															1 = MINIMUM INTER-WORD GAP (TEST ONLY)
															1 = EXTERNAL SHIFT CLOCK (TEST ONLY)
															1 = >50 MICROSECOND T16 TIMER (RESTRICTED APPLICATION)
															1 = LOOPBACK TEST THROUGH ADAPTER (1 WORD BUFFER)
															1 = T16 FAILURE INT EN. (TERMINAL MODE ONLY)
															1 = EVEN PARITY GENERATE (TEST ONLY)
															1 = BURST MODE (NO 1.5 MILLISEC WAIT FOR OUT BUFFER)
															1 = INITIATE DISABLE (VALID-A PROTOCOL ONLY)
															1 = SLOW SHIFT CLOCK 1.25 MHz (TERMINAL MODE)
															1 = B PROTOCOL
															1 = TERMINAL MODE

MIL-STD-1553B SERIAL-OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															BC/RT- 1 = RT/BC MODE ENABLE
															BC- 1 = INHIBIT PROGRAMMABLE INT.
															1 = PAGE BIT 0
															1 = PAGE BIT 1
															RT- 1 = INHIBIT SYNC INTERRUPT
															BC- 1 = INHIBIT ERROR INTERRUPT
															RT- 1 = INHIBIT RESET INTERRUPT
															BC- 1 = INHIBIT BC TIME-OUT INTERRUPT
															BC- 1 = INHIBIT STATUS EXCEPTION INTERRUPT
															BIT- BIT- 1 = BIT READ/0 = BIT WRITE
															RT- 1 = SET SUBSYSTEM FLAG
															RT- 1 = ENABLE DYNAMIC BUS CONTROL
															RT- 1 = SET SERVICE REQUEST
															RT- 1 = SET CHANNEL BUSY
															RT/BC- 1 = MAE ADDRESS ENABLE
															BIT- 1 = SELF-TEST
															BIT- 1 = BIT ENABLE

MEMORY MAPPED INPUT/OUTPUT CONTROL AND STATUS REGISTER

SET BY CP/IOC, CLEARED BY MMIO WHEN BUS INITIALIZATION SIGNAL OCCURS
SET AND CLEARED BY MMIO WHEN CONDITION OCCURS; CLEARED BY MMIO WHEN BUS INITIALIZATION SIGNAL OCCURS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															(²) UNDEFINED
															(¹) DISCRETE INTERRUPT INDICATOR:
															1 = EXTERNAL EQUIPMENT DISCRETE INTERRUPT CONDITION
															0 = NO EXTERNAL EQUIPMENT DISCRETE INTERRUPT CONDITION
															(¹ X ²) OUTPUT DATA READY:
															0 = DATA TRANSFERRED TO EXTERNAL EQUIPMENT
															1 = DATA WRITTEN IN OUTPUT DATA REGISTER BY CP/IOC
															(¹ X ²) INPUT DATA READY:
															1 = DATA TRANSFERRED FROM EXTERNAL EQUIPMENT TO INPUT DATA REGISTER
															0 = DATA TRANSFERRED FROM INPUT DATA REGISTER TO CP/IOC
															(¹ X ²) EXTERNAL INTERRUPT DATA READY
															1 = DATA TRANSFERRED FROM EXTERNAL EQUIPMENT TO EXTERNAL INTERRUPT DATA REGISTER
															0 = DATA TRANSFERRED FROM EXTERNAL INTERRUPT DATA REGISTER TO CP/IOC
															(¹) RESERVED
															(¹) DISCRETE INTERRUPT ENABLE: 1=ENABLED 0=DISABLED
															(¹) OUTPUT DATA READY INTERRUPT ENABLE: 1=ENABLED 0=DISABLED
															(¹) INPUT DATA READY INTERRUPT ENABLE: 1=ENABLED 0=DISABLED
															(¹) EXTERNAL INTERRUPT ENABLE: 1=ENABLED 0=DISABLED

NOTES: (1) NOT MODIFIABLE BY EXTERNAL EQUIPMENT
(2) NOT MODIFIABLE BY CP OR IOC

MMIO MAIN MEMORY ADDRESS ASSIGNMENTS ARE LIMITED TO 0-8K. EACH MMIO CHANNEL REQUIRES FOUR CONSECUTIVE LOCATIONS. MEMORY ADDRESS ASSIGNMENTS ARE HARDWIRED PER USER DEFINITIONS. MMIO EXTERNAL INTERRUPTS USE THE CLASS III INTERRUPT ENTRANCE ADDRESS.

MEMORY MAPPED INPUT/OUTPUT ASSIGNED ADDRESSES

ADDRESS	X	-	EXTERNAL INTERRUPT WORD
	x+1	-	INPUT DATA WORD
	x+2	-	OUTPUT DATA WORD
	x+3	-	MMIO CONTROL/STATUS WORD