

NORMAL k DESIGNATOR

k	READ		STORE		REPLACE			JUMP	
	MN.	Origin	MN.	Dest.	MN.	Origin	Dest.		Jump to Module 218
0	'blank'	sy + Bb	QR	Q	'not used'	--	--	'blank'	sy + Bb
1	L	\bar{Y}_L	L	\bar{Y}_L	L	\bar{Y}_L	\bar{Y}_L	L	\bar{Y}_L
2	U	\bar{Y}_U	U	\bar{Y}_U	U	\bar{Y}_U	\bar{Y}_U	U	\bar{Y}_U
3	W	\bar{Y}	W	\bar{Y}	W	\bar{Y}	\bar{Y}	W	\bar{Y}
4	RX	$X(\bar{y}) + Bb$	AS	A	'not used'	--	--	RX	$\bar{Y}s + Bb$
5	LX	$X\bar{Y}_L$	CPL	$\bar{Y}_L \rightarrow \bar{Y}_L$	LX	$X\bar{Y}_L$	\bar{Y}_L	LX	$X\bar{Y}_L$
6	UX	$X\bar{Y}_U$	CPU	$\bar{Y}_L \rightarrow \bar{Y}_U$	UX	$X\bar{Y}_U$	\bar{Y}_U	UX	$X\bar{Y}_U$
7	AR	A	CPW	$\bar{Y}' \rightarrow \bar{Y}$	'not used'	--	--	AR	(A)

$\bar{Y} = (\bar{Y}s + Bb)$
 $\bar{Y}s =$ Selected SR (4-0) or P (17-13) concatenated with \bar{y} (12-0)
 $\bar{y} = s$ (14-13) concatenated with \bar{y} (12-0)
 $\bar{W} =$ Whole word

L = Lower half
 U = Upper half
 X = Sign extension
 CP = Complement
 MN = Mnemonic

SPECIAL j DESIGNATOR

\hat{j}	C0	M	D	LLP	RLP	AQ	ANQ
	$\bar{f}04$	$\bar{f}22 \ k \neq 7$	$\bar{f}23 \ k \neq 7$	$\bar{f}40$	$\bar{f}44$	$\bar{f}26$	$\bar{f}27$
0	D: No Skip	O: No Skip	No Skip	Q: No Skip	D: No Skip		
1	SK: Skip	SK: Skip	Skip	SK: Skip	SK: Skip		
2	YLED: $\bar{Y} \leq (Q)$	NOVF: $Q_{2g} = A_{2g}$ No Over flow	EVEN: Even Parity	AP: A Positive			
3	YGTD: $\bar{Y} > (Q)$	OVF: $Q_{2g} \neq A_{2g}$ Over flow	ODD: Odd Parity	AN: A Negative			
4	YIN: $(A) < \bar{Y} \leq (Q)$	AZ: $A = \pm$ Zero $A = \pm$ Zero	AZ: A + Zero	OZ: Q + Zero			
5	YOUT: $\bar{Y} > (Q)$ or $\bar{Y} \leq (A)$	ANZ: $A \neq \pm$ Zero $A \neq \pm$ Zero	ANZ: A Not + Zero	GNZ: Q Not + Zero			
6	YLEA: $\bar{Y} \leq (A)$	S: Skip	Skip	AP: A Positive	QP: Q Positive		
7	YGTA: $\bar{Y} < (A)$	7: No Skip	No Skip	AN: A Negative	QN: Q Negative		

The IOP interprets the 's' designator for the following instructions:

For all Format I read instructions D1-13, 20-23, 26-31, 40, 43, 50-52, 71 when $k \neq 0, 4, 7$.

For all Format I store instructions 14-16, when $k \neq 0, 4$.

For all replace instructions 24, 25, 34-37, 44, 54-56 when $k \neq 0, 4, 7$.

For instructions 17, 62, 63, 67, 74-76 with all k values.

For instructions 7705, 7726, 7727.

For instructions 7742, 7745, 7760, 7770 when $\hat{k} \neq 0$.

For jump instructions, 60, 61, 65, 72, 73 when $k \neq 0, 7$.

NORMAL b DESIGNATOR

b	MNEMONIC	DESCRIPTION
0	'blank'	No Mod
1	B1	B1
2	B2	B2
3	B3	B3
4	B4	B4
5	B5	B5
6	B6	B6
7	B7	B7

NORMAL j DESIGNATOR

j	MNEMONIC	DESCRIPTION
0	'blank'	No Skip
1	SK	Skip
2	QP	Skip if Q Positive
3	QN	Skip if Q Negative
4	AZ	Skip if A + Zero
5	ANZ	Skip if A Not + Zero
6	AP	Skip if A Positive
7	AN	Skip if A Negative

ADDRESS EXTENSION(s) DESIGNATOR

s	MNEMONIC	DESCRIPTION
00	S0	SRO
01	S1	SR1
10	S2	SR2
11	S3	SR3

or 'blank' Bit 17-13 of P

SPECIAL d,e,c DESIGNATOR

DES	MNEMONIC	DESCRIPTION
d	ND	Normal Device Interrupts
e	EIS	External Interrupt & Status Words
c	CI	Channel Interrupts (Class V)

UNISTAR[®]IOP

CHAIN INSTRUCTIONS

BINARY FUNCTION CODE	SYMBOLIC CODE SEQUENCE(S)	DESCRIPTION
00	BCW n,y	Buffer Control Word, n=number of words to be transferred
010 j=0,k=0	EFW y,I	External Function: Whole Word, I=1 for Indirect
010 j=1,k=0	FEFW y,I	Force External Function: Whole Word, I=1 for Indirect
010 j=0,k=1	EFH y,I	External Function: Half Word, I=1 for Indirect
010 j=1,k=1	FEFH y,I	Force External Function: Half Word, I=1 for Indirect
011	I0STOP,m	I/O Stop, m=1 for Monitor Interrupt
100	I0CL y	I/O Clear Flag: 0 \rightarrow (Y2g, 2g)
101	I0I,m,k	I/O Jump, m=1 for Monitor Interrupt, k=1 insert channel number in Y3-0
110	I0SET y	I/O Set Flag: 1 \rightarrow (Y2g, 2g)
111	I0NOOP	I/O No Operation

CHAIN INSTRUCTION FORMATS

29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0																												
0	1	0	k	j	I																								
1	3	7	m	k																									

INTERRUPTS

INTERRUPT BY PRIORITY ①	INDIVIDUAL CLASS INTERRUPTS	RELATIVE INTERRUPT ENTRANCE ADDRESS (BINARY) ②
Power Class I (highest)	Power Tolerance Error	1 00X 00X 010
Hardware Class II (first come = first served priority)	Memory Address Parity Error	1 011 000 000
	Memory Resume Error	
	Memory Data Parity Error	
	High Priority Device Interrupt (a memory resume interrupt occurs if this address is non-existent)	100 001 00X XX1 001
Program Class III	Program Fault Monitor Clock	1 011 000 001 1 00X XX1 010
Normal Communi- cation Class IV	Normal Device Interrupt	1 00X XX1 001
Class V	I/O Channel Interrupt	0 XXX CCC C11

NOTES: ① If AUTO START switch is selected and power applied, processor starts at address 1 00X XX0 001.
 ② XXX implies 3 bit device number placed in address, thus completing relative address. CCC represents channel number.

UNISTAR IOP

REPERTOIRE OF INSTRUCTIONS

FUNCTION CODE	FORMAT	SYMBOLIC CODE SEQUENCE(S)	DESCRIPTION
01	1-G	SRO, j	y, k, b, s Shift Right (Q) by Y
02	+G	SRA, j	y, k, b, s Shift Right (A) by Y
03	1-G	DSR, j	y, k, b, s Double Shift Right (AQ) by Y
04	1-G	C, ↑	y, k, b, s Compare Y with A, Q or A & Q
05	1-G	SLO, j	y, k, b, s Shift Left (Q) by Y
06	1-G	SLA, j	y, k, b, s Shift Left (A) by Y
07	1-G	DSL, j	y, k, b, s Double Shift Left (AQ) by Y
10	1-G	LQ, j	y, k, b, s Load Q: Y → Q
10 Y=k=0	1-G	ZQ, j	Clear Q: 0 → Q
11	1-G	LA, j	Load A: Y → A
11 Y=k=0	1-G	ZA, j	Clear A: Q → A
12	1-G	LB	Load B: Y → B _j
12 Y=k=0	1-G	ZB	Clear B _j : 0 → B _j
12 j=0	1-G	NOOP	No Operation
13	1-G	ENY	Encode Y: Y (encoded) → B _j
14	1-G	SQ, j	y, k, b, s Store Q: (Q) → Y
14 k=0	1-G	CPQ, j	Complement Q: (Q) → Q
15	1-G	SA, j	y, k, b, s Store A: (A) → Y
15 k=4	1-G	CPA, j	Complement A: (A) → A
16	1-G	SB	Store B: (B _j) → Y
16 j=0	1-G	SZ	y, k, b, s Store Zero: 0 → Y
17 k=0	1-G	STIME	Select Timing Source: j = Device Number
17 k=1	1-G	NINT	Normal Priority Interrupt: j = Device Number
17 k=2	1-G	HINT	High Priority Interrupt: j = Device Number
20	1-G	AA, j	y, k, b, s Add to A: (A) + Y → A
21	1-G	ANA, j	y, k, b, s Add Negative to A: (A) - Y → A
22 kv=0	1-G	M↑	y, k, b, s Multiply: (Q) × Y → AQ
23 kv=0	1-G	D, ↓	y, k, b, s Divide: (AQ) ÷ Y → Q; remainder → A
24	1-G	RA, j	y, k, b, s Replace Add: (A) + Y → Y & A
25	1-G	RAN, j	y, k, b, s Replace Add Negative to A: (A) - Y → Y & A
26	1-G	AQ, ↑	y, k, b, s Add to Q: (Q) + Y → Q
27	1-G	AND, ↓	y, k, b, s Add Negative to Q: (Q) - Y → Q
30	1-G	LSUM, j	y, k, b, s Load Sum: Y + (Q) → A
31	1-G	LDF, j	y, k, b, s Load Difference: Y - (Q) → A
34	1-G	RSUM, j	y, k, b, s Replace Sum: Y + (Q) → Y & A
35	1-G	RDF, j	y, k, b, s Replace Difference: Y - (Q) → Y & A
36	1-G	RI, j	y, k, b, s Replace Increment: Y + 1 → Y & A
37	1-G	RD, j	y, k, b, s Replace Decrement: Y - 1 → Y & A
40	1-G	LLP, ↑	y, k, b, s Load Logical Product: L [Y(Q)] → A
43	1-G	CLM, j	y, k, b, s Compare Mask: (A) - L [Y(Q)] → A sense j, (A) + L [X(Q)] → A
44	1-G	RLP, ↓	y, k, b, s Replace Logical Product: L [Y(Q)] → Y & A
50	1-G	OR, j	y, k, b, s Inclusive OR: Set (A) _n for Y _n = 1
51	1-G	XOR, j	y, k, b, s Exclusive OR: Complement (A) _n for Y _n = 1
52 kv#7	1-G	SC, j	y, k, b, s Selective Clear: Clear (A) _n for Y _n = 1
54	1-G	ROR, j	y, k, b, s Replace OR: [Set (A) _n for Y _n = 1] → Y & A
55	1-G	RXOR, j	y, k, b, s Replace Exclusive OR: [CPL (A) _n for Y _n = 1] → Y & A
56	1-G	RSC, j	y, k, b, s Replace Selective Clear: [Clear (A) _n for Y _n = 1] → Y & A
60 j=0	1-G	RIJ	Remove Class Y Interrupt Lockout
60 j=1	1-G	JRL	Jump and Remove Class Y Interrupt Lockout
60 j=2	1-G	JQP	Jump if Q Positive
60 j=3	1-G	JQN	Jump if Q Negative
60 j=4	1-G	JAZ	Jump if A + Zero

① See List of Special ↑ Designators

All non-existent function codes will cause control to be transferred to the program fault interrupt entrance address.

INSTRUCTION WORD FORMATS

29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1-G	f									j	k		b	s																y
1-OP										↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	y
11-G										77			f	b	s															y
11-OP										77		f	b	s								↑			↑					y
111										66		j																		y
IV										f																				y

5 4 3 2 1 0

UNISTAR IOP

REPERTOIRE OF INSTRUCTIONS

FUNCTION CODE	FORMAT	SYMBOLIC CODE SEQUENCE(S)	DESCRIPTION
60 j=5	1-G	JANZ	y, k, b, s Jump if A not + Zero
60 j=6	1-G	JAP	y, k, b, s Jump if A Positive
60 j=7	1-G	JAN	y, k, b, s Jump if A Negative
61 j=0	1-G	J	y, k, b, s Jump
61 j=1-7	1-G	IC, j	Jump Conditional if Jump j is selected
61 j=4-7	1-G	JSC, j	Stop Conditional if Stop j selected and Jump on Restart
62 j=0	1-OP	ICIN	Load/Initiate Chain Input: $\hat{K} = 4$ Bit Channel Number
62 j=1	1-OP	ICOUT	Load/Initiate Chain Output: $\hat{K} = 4$ Bit Channel Number
62 j=2	1-OP	IBIN	Initiate Input or EF Buffer: $\hat{K} = 4$ Bit Channel Number
62 j=3	1-OP	IBOUT	Initiate Output or EF Buffer: $\hat{K} = 4$ Bit Channel Number
63 j=0	1-OP	LCIN	Load Input Chain Pointer: $\hat{K} = 4$ Bit Channel Number
63 j=1	1-OP	LCOUT	Load Output Chain Pointer: $\hat{K} = 4$ Bit Channel Number
63 j=2	1-OP	LBIN	Load Input BCW: $\hat{K} = 4$ Bit Channel Number
63 j=3	1-OP	LBOUT	Load Output BCW: $\hat{K} = 4$ Bit Channel Number
65 j=0	1-G	RJ	Return Jump
65 j=1-7	1-G	RJC, j	Return Jump Conditional if Jump j selected:
65 j=4-7	1-G	RJSC, j	Stop if Stop j Selected and Return Jump on Restart
66 j=0	111	STOP	Unconditional Stop
66 j=1	111	TIO	Terminate I/O on Channel n for Y _n = 1
66 j=2	111	SIL, d.e.c y	Disable Interrupts on Channel n for Y _n = 1
66 j=3	111	RIL, d.e.c y	Enable Interrupts on Channel n for Y _n = 1
67 j=0	1-OP	SCIN	Store Chain Input Pointer: $\hat{K} = 4$ Bit Channel Number
67 j=1	1-OP	SCOUT	Store Chain Output Pointer: $\hat{K} = 4$ Bit Channel Number
67 j=2	1-OP	SBIN	Store Input BCW: $\hat{K} = 4$ Bit Channel Number
67 j=3	1-OP	SBOUT	Store Output BCW: $\hat{K} = 4$ Bit Channel Number
71	1-G	BSK	(B _j) = Y, Skip NI and Clear (B _j); (B _j) ≠ Y, advance B _j
72	1-G	CPFI	Clear Program Fault Indicator
72 j=0	1-G	JBNZ	j, y, k, b, s (B _j) = 0 Read NI; (B _j) ≠ 0, (B _j) - 1 → B _j & Jump to Y
73	1-G	JOVF	y, k, b, s Jump if Overflow Bit Set
73 j=0	1-G	LB _j	Load B _j and Jump
74	1-G	PULLT	↑, y, b, s If Table Not Empty, Pull Top and Skip NI
75	1-G	PULLB, nc	↑, y, b, s If Table Not Empty, Pull Bottom and Skip NI
76	1-G	PUSHT, nc	↑, y, b, s If Table Not Full, Push Top and Skip NI
7705	11-G	XR	y, b, s Execute Remote; Read NI from Y
7726	11-G	LMC	y, b, s Load and Enable Monitor Clock
7727	11-G	TSF	y, b, s Test and Set Flag: If Y ₂₉ , 26=0, Skip NI & Set Y ₂₉ , 26; If Y ₂₉ , 26 ≠ 0, Do NI
7742	11-OP	LST	y, b, s Load Status Register: Y ← Status Reg.
7745	11-OP	SST	y, b, s Store Status Register: (Status Reg.) → Y
7745	11-OP	SSTQ	↑, y, b, s Store Status Register: (Status Reg.) → Q
7760	11-OP	LSR	↑, y, k, b, s Load Address Extension Register (SR _j), j=0, 1, 2 with: $\hat{K}=0$; Y ₄₋₀ → SR _j ; $\hat{K}=1$; (Y ₄₋₀ → SR _j)
7770	11-OP	SSR	↑, y, k, b, s Store Address Extension Register (SR _j), j=0, 1, 2 with: $\hat{K}=0$; SR _j → Q ₄₋₀ and Clear Q ₂₉₋₅ ; $\hat{K}=1$; SR _j → Y ₄₋₀ and Clear Y ₁₄₋₅

② See List of Special d.e.c. Designators

③ See List of Special Push, Pull ↑ Designators. nc = Non-Circular (Opt.) Otherwise Circular
Y = The Operand Regardless of Source, i.e., y, Y, or s y
Y = The Source or Destination of the Operand, i.e., y extended plus bb

PUSH, PULL CONTROL PARAMETER WORDS

29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Y	TOP SPACE COUNT (TSC)																TOP ADDRESS POINTER (TAP)															
Y+1	BOTTOM SPACE COUNT (BSC)																BOTTOM ADDRESS POINTER (BAP)															
Y+2	LIST LENGTH (LL)																															
BASE ADDRESS (BA)																																

SPECIAL PUSH, PULL ↑ DESIGNATORS

↑ ₅₋₃	↑ ₀	↑ ₀₋₁	↑ ₅₋₃	↑ ₀	↑ ₀₋₁
0	RTC	SO : SRO	4	B4	OR : O Reg.
1	B1	S1 : SR1	5	B5	SR : Status Reg.
2	B2	S2 : SR2	6	B6	UNDEFINED
3	B3	AR : A Reg.	7	B7	UNDEFINED