

REPERTOIRE OF INSTRUCTIONS

FUNCTION CODE	NOTES*	FORMAT	SYMBOLIC CODE SEQUENCE(S)	DESCRIPTION
01		I-G	SRLj	Shift Right (Q) by Y
02		I-G	SRAj	Shift Right (A) by Y
03		I-G	DSRj	Double Shift Right (AQ) by Y
04	1	I-G	Cj	Compare Y with A, 0 or A & 0
05		I-G	SLQj	Shift Left (Q) by Y
06		I-G	SLAj	Shift Left (A) by Y
07		I-G	DSLj	Double Shift Left (AQ) by Y
10		I-G	LDj	Load Q: 0 → Q
10 yk=0		I-G	ZQj	Clear Q: Y → 0
11		I-G	LAj	Load A: Y → A
11 yk=0		I-G	ZAj	Clear A: 0 → A
12		I-G	LB	Load B: Y → B
12 yk=0		I-G	ZB	Clear B: 0 → B
12 j=0		I-G	NDOP	No Operation
13		I-G	ENY	Encode Y: (Y) → Bj
14 k=0		I-G	SOj	Store Q: (Q) → Y
14 k=0		I-G	CPQj	Complement Q: (Q) → Q
15 k=4		I-G	SAj	Store A: (A) → Y
15 k=4		I-G	CPAj	Complement A: (A) → A
16		I-G	SR	Store B: (B) → Y
16 j=0		I-G	SZ	Store Zero: 0 → Y
17 k=0		I-G	STIME	Select Timing Source: j = Device Number
17 k=1	2	I-G	NINT	Normal Priority Interrupt: j = Device Number
17 k=2	2, 3	I-G	HINT	High Priority Interrupt: j = Device Number
17 k=4	5	I-G	NDRO	NDRO Disable: Clear NDRO Enable F/F
17 k=5	5	I-G	NDROE	NDRO Enable: Set NDRO Enable F/F
17 k=6	5	I-G	IPSS	Interrupt Processor: Signal → Processor j
17 k=7	5	I-G	SCATI	Scatter Interrupt: Cause Interrupt to All Processors
20		I-G	AAj	Add to A: (A) + Y → A
21		I-G	ANAj	Add Negative to A: (A) - Y → A
22 k=7	1	I-G	Mj	Multiply: (Q) · Y → AQ
23 k=7	1	I-G	Dj	Divide: (AQ) ÷ Y → Q; Remainder → A
23 k=7	6	I-G	RTj	Square Root: $\sqrt{(Q)}$ → Q; Remainder → A; Overflow impossible
24		I-G	RAj	Replace Add: (A) + Y → A
25		I-G	RANj	Replace Add Negative to A: (A) - Y → Y & A
26	1	I-G	AQj	Add to Q: (Q) + Y → Q
27	1	I-G	ANQj	Add Negative to Q: (Q) - Y → Q
30		I-G	LSUMj	Load Sum: Y + (Q) → A
31		I-G	LDFj	Load Difference: Y - (Q) → A
32	6	I-G	SSUMj	Store Sum: (A) + (Q) → Y & A
33	6	I-G	SDFj	Store Difference: (A) - (Q) → Y & A
34		I-G	RSUMj	Replace Sum: Y + (Q) → Y & A
35		I-G	RODFj	Replace Difference: Y - (Q) → Y & A
36		I-G	Rj	Replace Increment: Y + 1 → Y & A
37		I-G	RDj	Replace Decrement: Y - 1 → Y & A
40	1	I-G	LLPj	Load Logical Product: L [(Q)] → A
41	6	I-G	ALLPj	Add Logical Product: (A) + L [(Q)] → A
42	6	I-G	NLLPj	Add Negative Logical Product: (A) - L [(Q)] → A
43		I-G	CMj	Compare Mask: (A) - L [(Y)] → A Sense j (A) + L [(Y)] → A
44	1	I-G	RLPj	Replace Logical Product: L [(Y)] → Y & A
45	6	I-G	RALPj	Replace Add Logical Product: A + L [(Y)] → Y & A
46	6	I-G	RNLPj	Replace Add Negative Logical Product: (A) - L [(Y)] → Y & A
47	6	I-G	SLPj	Store Logical Product: L [(Q)] → Y
50		I-G	ORj	Inclusive OR: Set (A) _j for Y _n = 1
51		I-G	XORj	Exclusive OR: Complement (A) _j for Y _n = 1
52 k=7		I-G	SCj	Selective Clear: Clear (A) _j for Y _n = 1
53 k=7	6	I-G	MSj	Masked Substitute: $\bar{Y}_n \cdot A_j$, if 0 _n = 1
54		I-G	NRDj	Replace OR: Set (A) _j for Y _n = 1 → Y & A
55		I-G	RXORj	Replace Exclusive OR: $(CPL(A))_j$ for Y _n = 1 → Y & A

- NOTES**
- See List of Special $\hat{\Delta}$ Designators
 - If $Y_{29,28} = 0$, Skip NI and (A) - Y; If $Y_{29,28} \neq 0$, Do NI
 - See List of Special d,x,m Designators
 - See List of Special Push, Pull $\hat{\Delta}$ Designators. nc = Non-Circular (CPL) Otherwise Circular. If bit 20 = 1, Y_{6,4} must be 111
 - Instruction may be used on modified processors only

FUNCTION CODE	NOTES*	FORMAT	SYMBOLIC CODE SEQUENCE(S)	DESCRIPTION
56		I-G	RSCj	Replace Selective Clear: [Clear (A) _j for Y _n = 1] → Y & A
57	6	I-G	RMSj	Replace Masked Substitute: $(Y)_n \cdot A_j$, if 0 _n = 1 → Y & A
60 j=0		I-G	RIL	Release Interrupt Lockout
60 j=1		I-G	JRIL	Jump and Release Interrupt Lockout
60 j=2		I-G	JOP	Jump if 0 Positive
60 j=3		I-G	JDN	Jump if 0 Negative
60 j=4		I-G	JAZ	Jump if A + Zero
60 j=5		I-G	JANZ	Jump if A not + Zero
60 j=6		I-G	JAP	Jump if A Positive
60 j=7		I-G	JAN	Jump if A Negative
61 j=0		I-G	J	Jump
61 j=1-7		I-G	Jcj	Jump Conditional if Jump j is Selected
61 j=4-7		I-G	JSCj	Stop Conditional if Stop j Selected and Jump on Restart
62 j=0	7	I-OP	ICIN	Load/Initiate Chain Input: $\hat{R} = 4$ Bit Channel Number
62 j=1	7	I-OP	ICOUT	Load/Initiate Chain Output: $\hat{R} = 4$ Bit Channel Number
62 j=2	7	I-OP	IBIN	Initiate Input or EF Buffer: $\hat{R} = 4$ Bit Channel Number
62 j=3	7	I-OP	IBOUT	Initiate Output or EF Buffer: $\hat{R} = 4$ Bit Channel Number
62 j=4	7	I-OP	LCIN	Load Input Chain Pointer: $\hat{R} = 4$ Bit Channel Number
62 j=5	7	I-OP	LCOUT	Load Output Chain Pointer: $\hat{R} = 4$ Bit Channel Number
62 j=6	7	I-OP	LBIN	Load Input BCW: $\hat{R} = 4$ Bit Channel Number
62 j=7	7	I-OP	LBOUT	Load Output BCW: $\hat{R} = 4$ Bit Channel Number
64 j=2	6	I-G	Rj	Return Jump if 0 Positive
64 j=3	6	I-G	RDNj	Return Jump if 0 Negative
64 j=4	6	I-G	RJAZ	Return Jump if A + Zero
64 j=5	6	I-G	RJANZ	Return Jump if A not + Zero
64 j=6	6	I-G	RJAP	Return Jump if A Positive
64 j=7	6	I-G	RJAN	Return Jump if A Negative
65 j=0		I-G	RJ	Return Jump
65 j=1-7		I-G	RJcj	Return Jump Conditional if Jump j Selected
65 j=4-7		I-G	RJSCj	Stop if Stop j Selected and Return Jump on Restart
66 j=0		III	STOP	Unconditional Stop
66 j=1	7	III	TIO	Terminate I/O on Channel n for v _n = 1
66 j=2	3	III	SIL _{d,x,m}	Disable Interrupts on Channel n for v _n = 1
66 j=3	3	III	RIL _{d,x,m}	Enable Interrupts on Channel n for v _n = 1
67 j=0	7	I-OP	SCIN	Store Chain Input Pointer: $\hat{R} = 4$ Bit Channel Number
67 j=1	7	I-OP	SCOUT	Store Chain Output Pointer: $\hat{R} = 4$ Bit Channel Number
67 j=2	7	I-OP	SBIN	Store Input BCW: $\hat{R} = 4$ Bit Channel Number
67 j=3	7	I-OP	SBOUT	Store Output BCW: $\hat{R} = 4$ Bit Channel Number
70 j=0	6	I-G	RP	Repeat Next Instruction
70 j=1	6	I-G	RPI	Repeat and Increment
70 j=2	6	I-G	RPD	Repeat and Decrement
70 j=3	6	I-G	RPB	Repeat with B Modification
70 j=4	6	I-G	RPI	Repeat with Index
70 j=5	6	I-G	RPI	Repeat with Index and Increment
70 j=6	6	I-G	RPIX	Repeat with Index and Decrement
70 j=7	6	I-G	RPBX	Repeat with Index and B Modification
71		I-G	BSK	(B) ≠ Y, Advance B; (B) = Y, Skip NI and Clear (B)
72 j=0		I-G	CPFI	Clear Program Fault Indicator. On Modified Processors, Also Clears Hardware Fault Indicator.
72 j=0		I-G	JBMZ	(B) ≠ 0, (B) - 1 → B; and Jump to Y; (B) = 0 Read NI
73 j=0		I-G	JOVF	Jump if Overflow Bit Set
73 j=0		I-G	LBj	Load B and Jump
74 bit 20=0	4	IV	PULLT	If Table Not Empty, Pull Top and Skip NI; else do NI
74 bit 20=1	4, 5	IV	PULTB	Pull Top Bypass: If Table Not Empty, Pull Top and Skip NI Y Bypass by Processor Number in Bits 6-4; else do NI If Table Not Empty, Pull Bottom and Skip NI; else do NI If Table Not Empty, Pull Bottom and Skip NI Y Bypass by Processor Number in Bits 6-4; else do NI If Table Not Full, Push Top and Skip NI; else do NI If Table Not Full, Push Top and Skip NI Y Bypass by Processor Number in Bits 6-4; else do NI Enable Executive Mode: Perform Executive Return
75 bit 20=0	4	IV	PULLB,nc	If Table Not Empty, Pull Bottom and Skip NI; else do NI
75 bit 20=1	4, 5	IV	PULLB,nc	If Table Not Empty, Pull Bottom and Skip NI Y Bypass by Processor Number in Bits 6-4; else do NI If Table Not Full, Push Top and Skip NI; else do NI If Table Not Full, Push Top and Skip NI Y Bypass by Processor Number in Bits 6-4; else do NI Enable Executive Mode: Perform Executive Return
76 bit 20=0	4	IV	PSUSHT,nc	If Table Not Full, Push Top and Skip NI; else do NI
76 bit 20=1	4, 5	IV	PSHTB,nc	If Table Not Full, Push Top and Skip NI Y Bypass by Processor Number in Bits 6-4; else do NI Enable Executive Mode: Perform Executive Return
7700	10	II-G	XM	Terminate Executive Mode: Perform Executive Return
7701	6	II-G	TXM	Terminate Executive Mode: 1 → Status Register Jump to Y

- NOTES**
- Instruction may be used on CPM's only
 - Instruction may be used on IOP's only
 - Instruction may be used on modified CPM only
 - Instruction may be used on unmodified processors only
 - Instruction may be used on modified IOP's or any CPM

FUNCTION CODE	NOTES*	FORMAT	SYMBOLIC CODE SEQUENCE(S)	DESCRIPTION
7702	5	V	PPL	Push P to List: P → Address Specified by (1220)
7703 bit 15=0	5	II-G	PLP	(1220) → Y → 1220, Jump to Y
7703 bit 15=1	5	II-G	PLR	Pull List to P: (1220) - 1 → 1220; Jump to (1220) †
7704	5	II-G	PLR	Pull List to P and Release Interrupt Lockout: (1220) - 1 → 1220; Jump to (1220) †
7705		II-G	XR	Execute Remote: Execute Instruction Located at Address Y
7707		II-G	DSF	Double Scan Factor: Shift AQ Left Until $a_{29} \neq a_{28}$; but Not More Than 59 Places. Shift Count → Y
7710	6	II-G	LBP	Load Breakpoint Register: (Y _{16,0}) → Breakpoint Reg. If Switch in Program Position
7711	8	II-G	DL	Double Length Load: (Y) → (Y), (Y + 1) → A
7712	5	II-G	LAB	Load A Bypass: (Y → Processor Number) → A
7714	6	II-G	SBP	Store Breakpoint Register: Breakpoint Register → Y _{16,0} ; 0 → Y _{29,20}
7715	8	II-G	DS	Double Length Store: (Q) → Y and (A) → Y + 1
7716	5	II-G	FAB	Store A Bypass: (A) → Y + Processor Number
7720	8	II-G	SA	Floating Add: (F), (A) + F (Y, Y + 1) → QA
7721	8	II-G	FAN	Floating Add Neg: (F), (A) - F (Y, Y + 1) → QA
7722	8	II-G	FM	Floating Multiply: (F), (A) · F (Y, Y + 1) → QA
7723	8	II-G	FD	Floating Divide: (F), (A) ÷ F (Y, Y + 1) → QA
7724	8	II-G	DA	Double Length Add: (A), (Q), (Y + 1) → AQ
7725	8	II-G	DAN	Double Length Add Negative: (A), (Q) - (Y + 1) → AQ
7726	II-G	LM	v,b,s	Load and Enable Monitor Clock: Y → Monitor Clock Test and Set Flag: If Y _{29,28} = 0, Skip NI & 8}
7727	II-G	TSC	v,b,s	Set Y _{29,28} = 1, Y_{29,28} = 0, Do NI}}
7734	5	II-G	ER	Establish Read: (Y) → A, If (A) _{14,0} = 0, 1 - 1 Bit Position Corresponding to the Processor Number Within Y_{22,15} and Skip NI. If (A)_{14,0} ≠ 0, Execute NI}}}
7735	5	II-G	EW	Establish Write: (Y) → A, If (A) _{14,0} = 0, 1 - 1 Bit Position Corresponding to the Processor Number Within Y_{7,0} and Skip NI. If (A)_{14,0} = 0, Execute NI}}}
7736	5	II-G	RR	Retain Read: 0 - Bit Position Corresponding to the Processor Number Within Y _{7,0}}
7737	5	II-G	RR	Retain Write: 0 - Bit Position Corresponding to the Processor Number Within Y _{7,0}}
7741 $\hat{\Delta}$ =0	8	II-OP	DFR	Disable Floating Point Round: 0 → Status Register
7741 $\hat{\Delta}$ =1	8	II-OP	EFR	Enable Floating Point Round: 1 → Status Register
7742 $\hat{\Delta}$ =1	II-OP	LSL	v,b,s	Load Status Register: (Y) → Status Reg
7743 $\hat{\Delta}$ =0	5	II-OP	SML	Load Memory Lockout Register: (Y) _{15,0} → ML$\hat{\Delta}$}
7744 $\hat{\Delta}$ =0	5	II-OP	SMLO	Store Memory Lockout Register in Q: ML $\hat{\Delta}$ → Q _{15,0}}
7744 $\hat{\Delta}$ =1	5	II-OP	SML	Store Memory Lockout Register: (ML $\hat{\Delta}$) → Y _{15,0} (RAR$\hat{\Delta}$) → Y_{19,16} 0 → Y_{29,20}}}}
7745 $\hat{\Delta}$ =0	II-OP	SSQ	v,b,s	Store Status Register: (Status Reg.) → Y
7745 $\hat{\Delta}$ =1	II-OP	SST	v,b,s	Store Status Register: (Status Reg.) → 0
7746 $\hat{\Delta}$ =0	5	II-OP	DRPIR	Disable Relative Processor Interrupt Register: 0 → Status Register _{11}}
7746 $\hat{\Delta}$ =1	5	II-OP	ERPIR	Enable Relative Processor Interrupt Register: 1 → Status Register _{11}}
7747 $\hat{\Delta}$ =0	5	II-OP	LRPIR	Load Relative Processor Interrupt Register: Y _{2,0} → RP$\hat{\Delta}$}
7747 $\hat{\Delta}$ =1	5	II-OP	SRPIR	Store Relative Processor Interrupt Register: (RP $\hat{\Delta}$) → Q _{2,0} 0 → Q_{29,3}}}
7750	5	II-OP	DRAD	Disable Relative Address Designator: 0 → Status Register
7751	5	II-OP	LRAR	Load Relative Address Register: Y _{30,0} → RAR$\hat{\Delta}$}
7750	5	II-OP	LSR	Load Address Extension Register: SR $\hat{\Delta}$ (0, 1, 2); $\hat{\Delta}$ = 0: Y _{16,0} → SR$\hat{\Delta}$ $\hat{\Delta}$ = 1: (Y)_{16,0} → SR$\hat{\Delta}$}}
7751	5	II-OP	SSR	Store Address Extension Register: SR $\hat{\Delta}$ (0, 1, 2); $\hat{\Delta}$ = 0: (SR $\hat{\Delta}$) → Y _{16,0} and Clear Q_{29,5} $\hat{\Delta}$ = 1: (SR$\hat{\Delta}$) → Y_{16,0} and Clear Y_{14,5}}}}}

- NOTES**
- If no processor note (5-10) is referenced, instruction may be used on any processor
 - Y - The Operand Regardless of Source, i.e., Y, (Y), Y or y
 - Y - The Source or Destination of the Operand, i.e., Y extended plus Bb
 - All non-existent function codes except 0_{6,5} = 0 and 0_{6,4} = 1 will cause control to be transferred to the program fault interrupt entrance address.}}
 - F(c,m) represents a floating point number with Characteristic in C & Mantissa in M

