

AN/UYK-8(V) COMPUTER REPERTOIRE OF INSTRUCTION

Octal Code	Symbolic Code	DESCRIPTION	Coding Sequence(s)	Format
00		Program Fault: Generate Class I Interrupt	f	
01	SRO	Shift Right (Q) by Y	f, j, y, k, b, s	
02	SRA	Shift Right (A) by Y	f, j, y, k, b, s	
03	DSR	Double Shift Right (AQ) by Y	f, j, y, k, b, s	
*04/2	CONL	Compare Q not less: (Q) > Y	f, y, k, b, s	
*04/3	CQL	Compare Q less: (Q) < Y	f, y, k, b, s	
*04/4	CW	Compare Y within limits: (Q) > Y & Y < (A)	f, y, k, b, s	
*04/5	CNL	Compare A not less: (A) > Y	f, y, k, b, s	
*04/6	CL	Compare A less: (A) < Y	f, y, k, b, s	
*04/7	SLO	Shift Left (Q) by Y	f, j, y, k, b, s	
06	SLA	Shift Left (A) by Y	f, j, y, k, b, s	
07	DSL	Double Shift Left (AQ) by Y	f, j, y, k, b, s	
10	LQ	Load Q: Y → Q	f, j, y, k, b, s	
11	LQ	Clear Q: 0 → Q	f, j, y, k, b, s	
11	LA	Load A: Y → A	f, j, y, k, b, s	
11	ZA	Clear A: 0 → A	f, j, y, k, b, s	
12	LB	Load B: Y → B	f, j, y, k, b, s	
12	ZB	Clear B: 0 → B	f, j	
12/0	NOOP	No Operation: 0 → B [†]	f	
▲13/0	FWM	1 Function Word with Monitor on C	f, j, y, b, s	I-1/0
▲13/1	FWMF	1 Function Word with Force and Monitor on C	f, j, y, b, s	I-1/0
▲13/2	FWF	1 Function Word on C	f, j, y, b, s	I-1/0
▲13/3	FWF	1 Function Word with Force on C	f, j, y, b, s	I-1/0
14	SO	Store Q: (Q) → Y	f, j, y, k, b, s	
14/0	CPQ	Complement Q: (Q) → ~Q	f, j	
15	SA	Store A: (A) → A	f, j, y, k, b, s	
15/4	CPA	Complement A: (A) → ~A	f, j	
16	SB	Store B: (B) → Y	f, j, y, k, b, s	
16/0	SZ	Store Zero: (B) → 0	f, j, y, k, b, s	
▲17/0, 1	JWF	Jump Function Active on C: Y → P	f, j, y, k, b, s	I-1/0
▲17/2	IWF	Input 1 word, Force on C: (C) → Y	f, j, y, k, b, s	I-1/0
▲17/3	SIW	Store Interrupt Word from C: (000520+j) → Y	f, j, y, k, b, s	I-1/0
21	ANA	Add Negative (A) → A + Y	f, j, y, k, b, s	
22	MA	Multiply: (Q) × Y → AQ	f, j, y, k, b, s	
*23	D	Divide: (AQ) ÷ Y → Q; remainder → A	f, j, y, k, b, s	
*23/7	RT	Square Root: √(Q) → Q; remainder → A	f, j, y, k, b, s	
24	RA	Replace A + Y: (A) → A + Y	f, j, y, k, b, s	
25	RAN	Replace A - Y: (A) → A - Y	f, j, y, k, b, s	
*26	AQ	Add Q: (Q) → Q + Y	f, j, y, k, b, s	
*27	ANO	Add Negative Q: (Q) → -Q + Y	f, j, y, k, b, s	
30	LSUM	Load Y + Q: Y + (Q) → A	f, j, y, k, b, s	
31	LDIF	Load Y - Q: Y - (Q) → A	f, j, y, k, b, s	
32	SSUM	Store A + Q: (A) + (Q) → A + Y	f, j, y, k, b, s	
33	SDIF	Store A - Q: (A) - (Q) → A + Y	f, j, y, k, b, s	
34	RSUM	Replace Y + Q: Y + (Q) → A + Y	f, j, y, k, b, s	
36	ROIF	Replace Y - Q: Y - (Q) → A + Y	f, j, y, k, b, s	
36	RI	Replace Increment: Y + 1 → Y + A	f, j, y, k, b, s	
37	RD	Replace Decrement: Y - 1 → Y + A	f, j, y, k, b, s	
*40	LLP	Load Logical Product: L(Y)(Q) → A	f, j, y, k, b, s	
41	ALP	Add Logical Product: A + L(Y)(Q) → A	f, j, y, k, b, s	
42	ANQP	Add Negative Logical Product: A - L(Y)(Q) → A	f, j, y, k, b, s	
43/2	CWQP	Compare Masked Q Positive	f, j, y, k, b, s	
43/3	CWQN	Compare Masked Q Negative	f, j, y, k, b, s	
43/4	CMZ	Compare Masked Zero: (A) - L(Y)(Q) → A, sense j	f, j, y, k, b, s	
43/5	CMNZ	Compare Masked Not Zero: (A) + L(Y)(Q) → A; A _n = A	f, j, y, k, b, s	
43/6	CMP	Compare Masked Positive	f, j, y, k, b, s	
43/7	CWN	Compare Masked Negative	f, j, y, k, b, s	
44	RLP	Replace Logical Product: L(Y)(Q) → A + Y	f, j, y, k, b, s	
45	RALP	Replace Add Logical Product: (A) + L(Y)(Q) → A + Y	f, j, y, k, b, s	
46	RNLP	Replace Add Negative Logical Product: (A) - L(Y)(Q) → A + Y	f, j, y, k, b, s	
47	SLP	Store Logical Product: L(A)(Q) → Y; A _n = A, Q _n = Q	f, j, y, k, b, s	
50	OR	Inclusive OR: Set (A); for Y _n = 1	f, j, y, k, b, s	
51	XOR	Exclusive OR: Complement (A); for Y _n = 1	f, j, y, k, b, s	
52	SC	Selective Clear: Clear (A); for Y _n = 1	f, j, y, k, b, s	
53	MS	Masked Selective Substitute: Y _n → A _n for (Q) _n = 1	f, j, y, k, b, s	
54	ROR	Replace Inclusive OR: Set (A _n) for Y _n = 1 → A + Y	f, j, y, k, b, s	
55	RXOR	Replace Exclusive OR: Complement (A _n) for Y _n = 1 → A + Y	f, j, y, k, b, s	
56	RSC	Replace Selective Clear: Clear (A _n) for Y _n = 1 → A + Y	f, j, y, k, b, s	
57	RMS	Replace Masked Selective Sub: Y _n → (A _n) for (Q) _n = 1 → A + Y	f, j, y, k, b, s	
*60/0	RI	Remove Interrupt L, O: Allow all interrupts not locked out by PEI	f	
*60/1	JRIL	Jump Remove Interrupt L, O: Allow all interrupts not locked out by PEI and jump to Y	f, y, k, b, s	
*60/2	JQP	Jump Q Positive: Jump to Y if (Q) is positive	f, y, k, b, s	
*60/3	JQN	Jump Q Negative: Jump to Y if (Q) is negative	f, y, k, b, s	
*60/4	JZ	Jump A Zero: Jump to Y if (A) is positive zero	f, y, k, b, s	
*60/5	JNZ	Jump A Not Zero: Jump to Y if (A) is not zero	f, y, k, b, s	
*60/6	JNP	Jump A Positive: Jump to Y if (A) is positive	f, y, k, b, s	
*60/7	JNN	Jump A Negative: Jump to Y if (A) is negative	f, y, k, b, s	
*61/0	J	Jump: Jump to Y	f, j, y, k, b, s	
*61/1, 2, 3	JC	Jump to Y on conditional setting	f, j, y, k, b, s	
*61/4	JSC	Jump to Y and stop	f, j, y, k, b, s	
*61/5, 6, 7	JIS	Jump to Y and stop on conditional setting	f, j, y, k, b, s	
▲62	JIA	Jump Input Buffer Active on C	f, j, y, k, b, s	I-1/0
▲63	JOA	Jump Output Buffer Active on C	f, j, y, k, b, s	I-1/0

* [Special j and/or k designation (j, k)]


Y The operand regardless of source

† The source or destination of the operand as defined by k, R, C or f

AN/UYK-8(V) COMPUTER REPERTOIRE OF INSTRUCTION

Octal Code	Symbolic Code	DESCRIPTION	Coding Sequence(s)	Format	
*64/1	ARJ	Arithmetic Return Jump: NI address → Y, Y + 1 → P	f, y, k, b, s		
*64/2	RJQP	Return Jump Q Positive: NI address → Y, Y + 1 → P	f, y, k, b, s		
*64/3	RJQN	Return Jump Q Negative: NI address → Y, Y + 1 → P	f, y, k, b, s		
*64/4	RJZ	Return Jump A Zero: NI address → Y, Y + 1 → P	f, y, k, b, s		
*64/5	RJNZ	Return Jump Not Zero: if condition is satisfied	f, y, k, b, s		
*64/6	RJP	Return Jump A Positive: NI address → Y, Y + 1 → P	f, y, k, b, s		
*64/7	RJN	Return Jump A Negative: NI address → Y, Y + 1 → P	f, y, k, b, s		
*65/0	RI	Return Jump: NI address → Y, Y + 1 → P	f, y, k, b, s		
*65/1, 2, 3	RJCS	Return Jump on Jump Switch Setting; NI address → Y, Y + 1 → P	f, y, k, b, s		
*65/4	RJIS	Return Jump and Stop; NI address → Y, Y + 1 → P	f, y, k, b, s		
*65/5, 6, 7	RJSS	Return Jump and Stop on Stop Switch Setting; NI address → Y, Y + 1 → P	f, y, k, b, s		
66/0	TIB	Terminate Input Buffer on C	f, j	I-1/0	
66k1b0	AAI	Allow All Interrupts	f	I-1/0	
66k1b0	PAI	Prevent All Class IV Interrupts	f	I-1/0	
66k2b0	AAEI	Allow All External Interrupts	f, j	I-1/0	
66k2b0	PAEI	Prevent All External Interrupts	f, j	I-1/0	
66k3b0	AEI	Allow External Interrupts on C	f, j	I-1/0	
66k3b0	PEI	Prevent External Interrupt on C	f, j	I-1/0	
*67/0	TOB	Terminate Output Buffer on C	f, j	I-1/0	
*67/1	TFB	Terminate Output Buffer on C	f, j	I-1/0	
*67/2	TIO	Terminate I/O Buffers on all Channels	f, j	I-1/0	
*70/0	RP	Repeat Next Instruction Y Times	f, j, y, k, b, s		
*70/1	RPI	Repeat, Increment	f, y, k, b, s		
*70/2	RPD	Repeat, Decrement	f, y, k, b, s		
*70/3	RPB	Repeat, Add B	Repeat next instruction Y times and modify the operand address per *j	f, y, k, b, s	
*70/4	RPX	Repeat, Add Index	Y times and modify the operand address per *j	f, y, k, b, s	
*70/5	RPII	Repeat, Add Index, Increment	operand address per *j	f, y, k, b, s	
*70/6	RPXD	Repeat, Add Index, Decrement	operand address per *j	f, y, k, b, s	
*70/7	RPBX	Repeat, Add B, Index	f, y, k, b, s		
71	BSK	B Skip on B: (B) = 0, skip NI and clear (B); (B) ≠ 0, advance BI and read NI	f, j, y, k, b, s		
72	JBNZ	Jump B Not Zero: (B) = 0, read NI; (B) ≠ 0, (B) - 1 → BI & jump to Y	f, j, y, k, b, s		
*73	IB	Input Buffer on C: Y → 000100+j or 001100+j	f, j, y, k, b, s	I-1/0	
*74	OB	Output Buffer on C: Y → 000100+j or 001100+j	f, j, y, k, b, s	I-1/0	
*74/2k	FB	Function Buffer on C: Y → 000140+j or 001140+j	f, j, y, k, b, s	I-1/0	
*75	IBM	Input Buffer, Monitor, on C: Y → 000100+j or 001100+j	f, j, y, k, b, s	I-1/0	
*76	OBM	Output Buffer, Monitor, on C: Y → 000120+j or 001120+j	f, j, y, k, b, s	I-1/0	
*76/2k	FBM	Function Buffer, Monitor, on C: Y → 000140+j or 001140+j	f, j, y, b, s	I-1/0	
77/00	XIM	Enter Executive Mode: → Status Reg. Bit 24, Set Class III L/O, Jump to 000100	f, j, y, k, b, s		
77/01	TXM	Terminate Executive Mode: 1 → Status Reg. Bit 24, (Y) → P	f, y, b, s	II	
77/02	LBJ	Load B and Jump: (P) + 1 → B; (Y) → P	f, y, b, s	II	
77/03	JOF	Jump on Arithmetic Overflow: Clear overflow Des., if Set and Jump to Y; otherwise do NI	f, y, b, s	II	
77/05	XR	Execute Remote Instruction: Read NI from address Y	f, y, b, s	II	
77/07	DSF	Double Precision Scale Factor: Left shift (AQ) until A29≠A28; Shift count → Y	f, y, b, s	II	
77/10	LBP	Load Breakpoint Register: Y ₁₅ → breakpoint Reg.	f, y, b, s	II	
77/11	DL	Double Precision Load: (Y) → Q, (Y + 1) → A	f, y, b, s	II	
77/12	LDR	Load Display Register: Y → Display Reg.	f, y, b, s	II	
77/14	SBP	Store Breakpoint Register: (Breakpoint Reg.) → Y	f, y, b, s	II	
77/15	DS	Double Precision Store: (Q) → Y, (A) → Y + 1	f, y, b, s	II	
77/16	SDR	Store Display Register: (Display Reg.) → Y	f, y, b, s	II	
77/17	CNT	Count ones in Y; Count → A	f, y, b, s	II	
77/20	FA	Floating Point Add: FP(Y, Y + 1) + FP(AQ) → AQ normalized	f, y, b, s	II	
77/21	FAN	Floating Point Add Negative: FP(AQ) - FP(Y, Y + 1) → AQ Normalized	f, y, b, s	II	
77/22	FM	Floating Point Multiply: FP(AQ) × FP(Y, Y + 1) → AQ normalized	f, y, b, s	II	
77/23	FD	Floating Point Divide: FP(AQ) ÷ FP(Y, Y + 1) → AQ normalized quotient	f, y, b, s	II	
77/24	DA	Double Precision Add: (AQ) + (Y + 1) → AQ	f, y, b, s	II	
77/25	DAN	Double Precision Add Negative: (AQ) - (Y + 1) → AQ	f, y, b, s	II	
77/27	TSF	Test and Set Flag: (Q) Neg., L(Y)(Q) → ARY, Skip NI (Q) Pos. & (A) = 0, (Q) Y → Y, Skip NI (Q) Pos. & (A) ≠ 0, Y → Y, Read NI	f, y, b, s	II	
77/33	LIJ	Load I/O Interrupt Assignment Register (Y) → IAR	f, y, b, s	II	
77/36	LMC	Load and Enable Monitor Clock (Y ₇) → RTC Monitor Reg.; Enable Decrement	f, y, b, s	II	
77/37	SII	Store I/O Interrupt Assignment Register: (IAR) → Y	f, y, b, s	II	
77/41/1	FR	Floating Point Round Enable: Set Status Reg. bit 19	f, y, b, s	II-1/0	
77/41/0	TRF	Terminate Floating Point Round: Clear Status Reg. bit 19	f, y, b, s	II-1/0	
77/42k1	LST	Load Status Register: Y → Status Reg.	f, y, b, s	II-1/0	
*77/43k1	LML	Load Memory Lockout Reg. Y ₁₅ → MLO	f, y, b, s	II-1/0	
*77/44	SML	Store Memory Lockout Reg. k=0, (MLO) → Q; k=1, (MLO) → Y ₁₅	f, j, y, k, b, s	II-1/0	
*77/45	SST	Store Status Lockout Reg. k=0, (Status Reg.) → Q; k=1, (Status Reg.) → Y	f, j, y, k, b, s	II-1/0	
*77/60	LSR	Load Relative Address Reg. k=0, Y ₂₀ → RAR; k=1, Y ₂₀ → RAR	f, j, y, k, b, s	II-1/0	
*77/61	LXR	Load Input Ext. Reg. C: k=0, Y ₂₀ → Input Ext. Reg. C; k=1, Y ₂₀ → Input Ext. Reg. C	f, j, y, k, b, s	II-1/0	
*77/62	LOX	Load Output Ext. Reg. C: k=0, Y ₂₀ → Output Ext. Reg. C; k=1, Y ₂₀ → Output Ext. Reg. C	f, j, y, k, b, s	II-1/0	
*77/63	LFX	Load Function Ext. Reg. C: k=0, Y ₂₀ → EF Ext. Reg. C; k=1, Y ₂₀ → EF Ext. Reg. C	f, j, y, k, b, s	II-1/0	
*77/64	ICD	Enable Input Continuous Data Mode on C	f, j	II-1/0	
*77/65	ICD	Enable Output Continuous Data Mode on C	f, j	II-1/0	
*77/66	TICD	Terminate Input/Output CDM on C	f, j	II-1/0	
*77/67	TOCD	Terminate Output CDM on C	f, j	II-1/0	
*77/70	SSR	Store Relative Address Reg. k=0, (RAR) → Q; k=1, (RAR) → Y ₅₀	f, j, y, k, b, s	II-1/0	
*77/71	SIX	Store Input Extension Reg. C: (Input Ext. Reg.) → Y ₅₀	f, j, y, k, b, s	II-1/0	
*77/72	SOX	Store Output Extension Reg. C: (Output Ext. Reg.) → Y ₅₀	f, j, y, k, b, s	II-1/0	
*77/73	SFX	Store Function Ext. Reg. C: (Function Ext. Reg.) → Y ₅₀	f, j, y, k, b, s	II-1/0	
77/74	TXA	Terminate Mode Enable: Set Status Reg. bit 21	f, j	II-1/0	
77/75	XA	Expanded Address Mode Enable: Set Status Reg. bit 21	f, j	II-1/0	
*77/76	LIQC	Load I/O Controller Designator: Select controller k=1, k → status reg. bit 20	f, k	II-1/0	
77/77		Program Fault: Generate Class I Interrupt	f	II-1/0	

AN/UYK-8 INSTRUCTION WORD FORMAT



LEGEND

M—Memory word (30 bits)
M_L—Lower half memory word
M_U—Upper half memory word
X—Sign bit extended
Cpl—Complement
A—A-register
Q—Q-register
U_L—U-register, lower half

The elements of the function word format are interpreted as follows:

- f a 6-bit Function Code Designator
- i a 1-bit Indirect Addressing Designator
- j a 3-bit Branch Condition Designator
- ^ j a 4-bit Input, Output Channel Designator, Special Register Designator, or Memory Lockout Register Designator
- k or k a 1-, 2-, or 3-bit Operand Interpretation Designator
- b a 3-bit Index Register Designator
- s a 2-bit Address Extension Designator
- y a 15-, 13-, or 8-bit Operand or Address Designator

AN/UYK-8 MEMORY ADDRESS ASSIGNMENT

Assignment	Central Processors	For Input/Output Controller	
		#1	#2
Program Fault Entrance	000		
Reserved	001		
Power Restart Interrupt Entrance	002		
Power Tolerance Interrupt Entrance	003		
Breakpoint Interrupt Entrance	004		
Processor 1 Normal NDRO Exit	005		
Processor 2 Normal NDRO Exit	006		
NDRO Hardware Analysis Status	007		
Executive Entrance	010		
Executive Error Interrupt Entrance	011		
Write Lockout Interrupt Entrance	012		
Read Lockout Interrupt Entrance	013		
Characteristic Overflow Interrupt Entrance	014		
Characteristic Underflow Interrupt Entrance	015		
Floating Point Divide Error Interrupt Entrance	016		
Monitor Clock Interrupt Entrance		017	1017
External Interrupt Entrance		020-037	1020-1037
Input Monitor Interrupt Entrance		040-057	1040-1057
Output Monitor Interrupt Entrance		060-077	1060-1077
Input Buffer Control Register		100-117	1100-1117
Output Buffer Control Register		120-137	1120-1137
External Function Buffer Control Register		140-157	1140-1157
Real Time Clock		160	1160
Unassigned		161-167	1161-1167
Monitor Clock		170	1170
NDRO Hardware Analysis Storage		171-177	1171-1177
Reserved			
ESI Input Terminate or CDM Reload		200-217	1200-1217
ESI Output Terminate or CDM Reload		220-237	1220-1237
ESI External Function Terminate		240-257	1240-1257
Unassigned		260-477	
External Function Monitor Interrupt Entrance			500-517
External Interrupt Word Store			520-537
NDRO Hardware Analysis Bank 1 Error Exit—Processor 1		540	
NDRO Hardware Analysis Bank 1 Error Exit—Processor 2		541	
Reserved for NDRO		542-577	
Intercomputer Timeout Interrupt Entrance			600-617
Unassigned			620-1016
Unassigned			1260-1477
Unassigned			1540-1577
Unassigned			1620-1777
Bootstrap Program 0 Entrance		2000	
Bootstrap Program 1 Entrance		2001	
Bootstrap Program 2 Entrance		2002	
Hardware Fault Interrupt Entrance		2003	
Bootstrap and Hardware Fault Programs		2004-2777	
Unassigned		3000-7775	
NDRO Hardware Analysis Bank 0 Error Exit—Processor 1		7776	
NDRO Hardware Analysis Bank 0 Error Exit—Processor 2		7777	
Expanded Memory (option) Unassigned Storage		100000-777777	

NORMAL K-DESIGNATORS

k	READ Origin	STORE Dest.	REPLACE Origin Dest.	
0	U _L	Q	Not Used	
1	M _L	M _L	M _L	M _L
2	M _U	M _U	M _U	M _U
3	M	M	M	M
4	XU _L	A	Not Used	
5	XM _L	Cpl M _L	XM _L	M _L
6	XM _U	Cpl M _U	XM _U	M _U
7	A	Cpl M	Not Used	

NORMAL J-DESIGNATORS

j	(Not applicable on * or ^) Skip Code
0	No Skip
1	Skip
2	Q Pos
3	Q Neg
4	A Zero
5	A Not Zero
6	A Pos
7	A Neg

JUMP & RETURN JUMP ↑ & *J-DESIGNATORS

j	f60, f64	f61, f65
0	No Jump	Uncond. Jump
1	Uncond. Jump	Key 1
2	Q Pos	Key 2
3	Q Neg	Key 3
4	A Zero	Stop
5	A Not Zero	Stop 5
6	A Pos	Stop 6
7	A Neg	Stop 7
↑	62 [↑]	63 [↑]
0-17 ₈	C [↑] Active in	C [↑] Active out

#60 j0, 1 Clears interrupt & bootstrap modes

SPECIAL ^ DESIGNATOR FORMAT II

^ k	Read Origin	Store Destination Justified Right
0	U _L	Q
1	M	M

SPECIAL *J-DESIGNATORS

SKIP CONDITIONS						ADDRESS MODIFICATION OF REPEATED INSTRUCTION
j	f04	f23k7	f26, f27	f40, f44	f23k7	f70
0	No Skip	No Skip	No Skip	No Skip	No Skip	Y of NE=Y
1	Skip	Skip	Skip	Skip	Skip	Y of NE=Y+1
2	Y ₋ (Q)	No Overflow	A Pos	Even Parity	No Used	Y of NE=Y-1
3	Y ₋ (Q)	Overflow	A Neg	Odd Parity	No Used	Y of NE=Y+B ⁸
4	(Q) ₂ Y ₋ (A)	A Zero	Q Zero	A Zero	No Rem	Y of NE=Y+1+B ⁸ ✓
5	(Q) ₋ Y or Y ₋ (A)	A Not Zero	Q Not Zero	A Not Zero	Rem	Y of NE=Y+1+B ⁸ ✓
6	Y ₋ (A)	Skip	Q Pos	A Pos	No Used	Y of NE=Y-1+B ⁸ ✓
7	Y ₋ (A)	No Skip	Q Neg	A Neg	No Used	Y of NE=Y+B ⁸ +B ⁸ ✓

✓ If NI is RPL class, B⁸ increments Y address for the store portion of the replace.
NE—Next execution