



### MEMORY LAYOUT



### BASIC MULTIPLEXER CHANNEL



### STATUS BYTE

Bit	0	1	2	3	4	5	6	7
Detail	Att.	Stat. Mod.	Cont. Unit End	Busy	Chan. End	Dev. End	Unit Chk.	Unit Except.

### CHANNEL ERROR STATUS

Mem. Loc.	Bit Pos.	Signal Function	Mem. Loc.	Bit Pos.	Signal Function
001D	0	Interface Error	001E	0	Status In
	1	Device Address Parity Error		1	Service Out
	2	Bus in Parity Error		2	Service In
	3	Address Out		3	Time-Out Request
	4	Select Out		4	Suppress Out
	5	Operational In		5	Select In
	6	Address In		6	Terminate/KØ FF
	7	Command Out		7	Input Direction/K1 FF
			001F	0-7	Device Address Register

### MULTIPLEXER CHANNEL COMMANDS

Function	XF Code Bits								
	P	0	1	2	3	4	5	6	7
* Test	P	X	X	X	X	0	0	0	0
Sense	P					0	1	0	0
Write	P							0	1
Read	P							1	0
Control	P							1	1
Read Backward	P					1	1	0	0
Reserved for Chan. Cont.	P	X	X	X	X	1	0	0	0

X = Variable to Control Units  
 P = Parity Bit (Odd)  
 \* = Used with A4 Instruction Only


### FIRST SENSE BYTE

Bit	Indication
P	Parity (Odd)
0	Command Reject
1	Intervention Required
2	Bus Out
3	Equipment Check
4	Date Check
5	Date Late
6	Undefined
7	Undefined

### BACKBOARD WIRING

Pin No.	Usage
1 and 55	Ground
4	-3V
16 and 34	+6V
46	-12V

# UNIVAC 9200/9300 systems




## MAINTENANCE CARD

### INSTRUCTION REPERTOIRE

FORMAT	OP CODE	MNEMONIC	INSTRUCTION	OPERATION
<b>BINARY</b>				
RX	40	STH	Store Halfword	(R <sub>1</sub> ) → B2D2
	48	LH	Load Halfword	{B2D2} → R <sub>1</sub>
SI	49	CH	Compare Halfword	(R <sub>1</sub> ): {B2D2}; set CC
AA	A4	AI	Add Immediate	I <sub>2</sub> (Sign Ext)+(B1D1) → B1D1(2 Bytes); set CC
RX	A6	AH	Add Halfword	(R <sub>1</sub> )+(B2D2) → R <sub>1</sub> ; set CC
	AB	SH	Subtract Halfword	(R <sub>1</sub> )-(B2D2) → R <sub>1</sub> ; set CC
<b>LOGICAL</b>				
SI	91	TM	Test Under Mask	I <sub>2</sub> (Mask): B1D1; set CC
	92	MVI	Move Immediate	I <sub>2</sub> → B1D1
	94	NI	AND Immediate	I <sub>2</sub> ⊙ (B1D1) → B1D1; set CC
	95	CLI	Compare Immediate	{B1 D1}; I <sub>2</sub> ; set CC
	96	OI	OR Immediate	I <sub>2</sub> ⊕ (B1D1) → B1D1; set CC
	A9	HPR	Halt & Proceed	Display B1D1
SS	D1	MVN	Move Numeric	{B2D2} Lower → B1D1 Lower (Zones Unchanged)
	D2	MVC	Move Character	{B2D2} → B1D1
	D4	NC	AND Character	{B2D2} ⊙ (B1D1) → B1D1; set CC
	D5	CLC	Compare Logical	{B1D1}: {B2D2}; set CC
	D6	OC	OR Character	{B2D2} ⊕ (B1D1) → B1D1; set CC
	DC	TR	Translate	[(B1 D1 + B2 D2)] → B1 D1
	DE	ED	Edit	Unpack & Expand OP <sub>2</sub> (L <sub>1</sub> +1) → OP <sub>1</sub> ; Control Pat in OP <sub>1</sub> MSB of OP <sub>1</sub> = Fill Char, DSB-20 <sub>16</sub> , SSB-21 <sub>16</sub> , FSB-22 <sub>16</sub>
<b>DECIMAL</b>				
SS	F1	MVO	Move with Offset	{B2D2} → B1D1 (Shift left four bits)*
	F2	PACK	Pack	{B2D2} Packed → B1D1*
	F3	UNPK	Unpack	{B2D2} Unpk → B1D1 (Generate zones)*
	F8	ZAP	Zero and Add	{B2D2} → B1D1 Dec. (L <sub>1</sub> ≥ L <sub>2</sub> )*; set CC
	F9	CP	Compare Decimal	{B2D2}: {B1D1} Dec. (L <sub>1</sub> ≥ L <sub>2</sub> )*; set CC
	FA	AP	Add Decimal	(B1D1)+(B2D2) → B1D1 Dec. (L <sub>1</sub> ≥ L <sub>2</sub> )*; set CC
	FB	SP	Subtract Decimal	(B1D1)-(B2D2) → B1D1 Dec. (L <sub>1</sub> ≥ L <sub>2</sub> )*; set CC
	FC	MP	Multiply Decimal	OP <sub>2</sub> × OP <sub>1</sub> → OP <sub>1</sub> ; L <sub>1</sub> +1 = Size of product; L <sub>2</sub> +1 = Size of Mult.; OP <sub>1</sub> must have L <sub>2</sub> +1 leading dec. zero* OP <sub>1</sub> +OP <sub>2</sub> → OP <sub>1</sub> ; L <sub>1</sub> >L <sub>2</sub> ; Quotient in L <sub>1</sub> -L <sub>2</sub> MSB of OP <sub>1</sub>
FD	DP		Divide Decimal	
<b>BRANCH</b>				
RX	45	BAL	Branch and Link	(FAP) → R <sub>1</sub> ; B2D2 → FAP
	47	BC	Branch on Condition	If match, {B2D2} → FAP; see chart
<b>PRIVILEGED</b>				
SI	A0	SPSC	Store State	{PSC} → B1D1
	A8	LPSC	Load State	{B1D1} → PSC
<b>SPECIAL</b>				
SI	A1	SRC	Supervisor Call	I <sub>2</sub> → I <sub>1</sub> (16); set interrupt
<b>INPUT/OUTPUT</b>				
SI	A4	XIOF	Execute I/O	Function → Device; set CC
	A5	TIO	Test I/O	Test Device Status → B1D1; set CC

\*Data processed right to left ⊕ = OR ⊖ = Minus ⊙ = AND  
 := Compare R = Prog. Reg. ( ) = Contents of CC = Condition Code += Plus

### PROGRAM STATE CONTROL STORAGE



CC = Condition Code      A=1 = ASCII  
A = ASCII Control Code    A=0 = EBCDIC

### PROGRAM STATE CONTROL

Load Action*		PSC Selection		Next Instr. Control*		Alter/Display Action*		
Instr. Bit	Action	Instr. Bit	PSC	Instr. Bit	Control PSC	Instr. Bit	Action	
8	9	10		11		12	13	
0	0	None	0	Proc.	0	Proc.	1 0	Restrict
0	1	Fullword	1	I/O	1	I/O	0 1	Remove
1	0	ASCII Off						Restriction
1	1	ASCII On						

\*Load State Instruction only

### INTERNAL I/O COMMANDS

I/O Device	DA	Instruction Bit/Function							
		24	25	26	27	28	29	30	31
Card Reader	1				Inh. Int.		Image	Read	
Read/Punch	2					Stkr Sel.			Punch
Printer	3	48 Char. bar **	Numeric **					*	*

\*30 and 31 ⇒ Space; 31 only ⇒ Print and Space

\*\* If Bit 25=1, then Bit 24 must = 1

### PRINT/MEMORY LOCATIONS

Col.	Decimal	0	1	2	3
Mem. Loc.	Hexadecimal	8	9	A	
		0123456789	0123456789	0123456789	0123
		0123456789	ABCDEF	0123456789	ABCDEF0

Col.	Decimal	3	4	5	6
Mem. Loc.	Hexadecimal	A	B	C	
		456789	0123456789	0123456789	0123456
		123456789	ABCDEF0	123456789	ABCDEF01

Col.	Decimal	6	7	8	9
Mem. Loc.	Hexadecimal	C	D	E	
		789	0123456789	0123456789	0123456789
		23456789	ABCDEF	0123456789	ABCDEF012

Col.	Decimal	10	11	12	13
Mem. Loc.	Hexadecimal	E	F	10	
		0123456789	0123456789	0123456789	012
		3456789	ABCDEF0	0123456789	ABCDEF0123


### CONDITION CODE (CC) SETTINGS

Instr.	Condition Codes/Conditions			
	0(00)	1(01)	2(10)	3(11)
SH (AB) AH (AA) AI (AG) AP (FA) SP (FB)	Result=Zero	Result=Neg.	Result Positive	Overflow
CH (49)	(R <sub>1</sub> )=(OP <sub>2</sub> )	(R <sub>1</sub> )<(OP <sub>2</sub> )	(R <sub>1</sub> )>(OP <sub>2</sub> )	
CLI (95)	(OP <sub>1</sub> )=I <sub>2</sub>	(OP <sub>1</sub> )<I <sub>2</sub>	(OP <sub>1</sub> )>I <sub>2</sub>	
CLC (D5)	(OP <sub>1</sub> )=(OP <sub>2</sub> )	(OP <sub>1</sub> )<(OP <sub>2</sub> )	(OP <sub>1</sub> )>(OP <sub>2</sub> )	
CP (F9)	(OP <sub>1</sub> )=(OP <sub>2</sub> )	(OP <sub>1</sub> )<(OP <sub>2</sub> )	(OP <sub>1</sub> )>(OP <sub>2</sub> )	
ZAP (F8)	(OP <sub>2</sub> )=Ø	(OP <sub>2</sub> ) Neg.	(OP <sub>2</sub> ) Pos.	
NI (94) NC (D4) OI (96) OC (D6)	Result=Zero	Result≠Zero		
TM (91)	No match or mask=Ø	Partial match		Full match
XIOF (A4)	Accepted	Status Pending	Busy	Rejected
TIO (A5)	Available	Valid Status	Busy	Rejected

### BRANCH/CONDITION


Condition Code	SIGN ZONE			
	0	1	2	3
ASCII	1010	1011	0101	
EBCDIC	1100	1101	1111	

### INSTRUCTION FORMAT



R1 = Adrs of program register      L2 = One less than length of operand two  
 B1D1 = Adrs of operand one      \* = Most sig. bit of B1 or B2 Field =  
 B2D2 = Adrs of operand two      1 indicates indexing of OP<sub>1</sub> or OP<sub>2</sub>  
 I = Immediate operand  
 L1 = One less than length of operand one

### I/O INSTRUCTION FORMAT



XXXX = Subchannel Address  
YYY = Device Number

### COMPRESSED CARD CODE

Bit Positions	Punch Positions	
	4 5 6 7	0 1 2 3
Headecimal	0	1
	0000	0001
	0010	0011
	0100	0101
	0110	0111
	1000	1001
	1010	1011
	1100	1101
	1110	1111

### PRINTABLE CHARACTERS

Zone Bits/Char. 63 Char. Bar Bits 2 and 3	Character											
	00	01	10	11	00	01	10	11	00	01	10	11
Numeric Bits 63 and 48 Char. Bar Bits 2 and 3	A	B	C	D	E	F	G	H	I	J	K	L
Character	0	1	2	3	4	5	6	7	8	9	.	,
	1	2	3	4	5	6	7	8	9	:	;	'
	2	3	4	5	6	7	8	9	:	;	'	"
	3	4	5	6	7	8	9	:	;	'	"	!
	4	5	6	7	8	9	:	;	'	"	!	?
	5	6	7	8	9	:	;	'	"	!	?	@
	6	7	8	9	:	;	'	"	!	?	@	#
	7	8	9	:	;	'	"	!	?	@	#	\$
	8	9	:	;	'	"	!	?	@	#	\$	%
	9	:	;	'	"	!	?	@	#	\$	%	&
	:	;	'	"	!	?	@	#	\$	%	&	'
	;	'	"	!	?	@	#	\$	%	&	'	^
	'	"	!	?	@	#	\$	%	&	'	^	_
	"	!	?	@	#	\$	%	&	'	^	_	~
	!	?	@	#	\$	%	&	'	^	_	~	
	?	@	#	\$	%	&	'	^	_	~		
	@	#	\$	%	&	'	^	_	~			
	#	\$	%	&	'	^	_	~				
	\$	%	&	'	^	_	~					
	%	&	'	^	_	~						
	&	'	^	_	~							
	'	^	_	~								
	^	_	~									
	_	~										
	~											

\*All Ø's → Function performed as specified

- 1 ●
- 3 ●
- 5 ●
- 7 ●
- 9 ●
- 11 ●
- 13 ●
- 15 ●
- 17 ●
- 19 ●
- 21 ●
- 23 ●
- 25 ●
- 27 ●
- 29 ●
- 31 ●
- 33 ●
- 35 ●
- 37 ●
- 39 ●
- 41 ●
- 43 ●
- 45 ●
- 47 ●
- 49 ●
- 51 ●
- 53 ●
- 55 ●