



FUNCTION CODE	NOTES*	FORMAT	SYMBOLIC CODE SEQUENCE(S)	DESCRIPTION
01		I-G	SRO <sub>j</sub>	Shift Right (Q) by Y
02		I-G	SRA <sub>j</sub>	Shift Right (A) by Y
03		I-G	DSR <sub>j</sub>	Double Shift Right (AQ) by Y
04	1	I-G	C <sub>0</sub> <sup>†</sup>	Compare Y with A, Q or A & Q
05		I-G	SLO <sub>j</sub>	Shift Left (Q) by Y
06		I-G	SLL <sub>j</sub>	Shift Left (A) by Y
07		I-G	DSL <sub>j</sub>	Double Shift Left (AQ) by Y
10		I-G	LO <sub>j</sub>	Load Q: Y → Q
10 y=k=0		I-G	ZO <sub>j</sub>	Clear Q: 0 → Q
11		I-G	LA <sub>j</sub>	Load A: Y → A
11 y=k=0		I-G	ZA <sub>j</sub>	Clear A: 0 → A
12		I-G	LB	Load B <sub>j</sub> : Y → B <sub>j</sub>
12 y=k=0		I-G	ZB	Clear B <sub>j</sub> : 0 → B <sub>j</sub>
12 j=0		I-G	NOOP	No Operation
13		I-G	ENY	Encode Y: Y (encoded) → B
14 k≠0		I-G	SL <sub>j</sub>	Store Q: (Q) → Y
14 k=0		I-G	CPO <sub>j</sub>	Complement Q: (Q) → Q
15 k≠4		I-G	SA <sub>j</sub>	Store A: (A) → Y
15 k=4		I-G	CPA <sub>j</sub>	Complement A: (A) → A
16		I-G	SB	Store B <sub>j</sub> : (B <sub>j</sub> ) → Y
16 j=0		I-G	SZ	Store Zero: 0 → Y
17 k=0		I-G	STIME	Select Timing Source: j = Device Number
17 k=1		I-G	NINT	Normal Priority Interrupt: j = Device Number; If Y <sub>29,28</sub> = 0 (A) → Y, INTERRUPT <sub>j</sub> and SKIP NI; If Y <sub>29,28</sub> ≠ 0, DO NI
17 k=2	3	I-G	HINT	High Priority Interrupt: j = Device Number; If Y <sub>29,28</sub> = 0 (A) → Y, INTERRUPT <sub>j</sub> and SKIP NI; If Y <sub>29,28</sub> ≠ 0, DO NI
17 k=2	5	I-G	LLC	Level Control Register Y → Level Control Register
17 k=4	2	I-G	NDROD	NDRO Disable; Clear NDRO Enable F/F
17 k=5	2	I-G	NDROE	NDRO Enable; Set NDRO Enable F/F
17 k=6	2	I-G	IPSS	Interprocessor Stop; Signal → Processor j
17 k=7	2	I-G	SCATI	Scatter Interrupt; Cause Interrupt to all Processors
20		I-G	AA <sub>j</sub>	Add to A: (A) + Y → A
21		I-G	ANA <sub>j</sub>	Add Negative to A: (A) - Y → A
22 k≠7	1	I-G	M <sub>0</sub> <sup>†</sup>	Multiply: (Q) × Y → AQ
23 k≠7	1	I-G	D <sub>0</sub> <sup>†</sup>	Divide: (AQ) ÷ Y → Q; Remainder → A
24		I-G	RA <sub>j</sub>	Replace Add: (A) + Y → Y & A
25		I-G	RAN <sub>j</sub>	Replace Add Negative to A: (A) - Y → Y & A
26	1	I-G	AO <sub>0</sub> <sup>†</sup>	Add to Q: (Q) + Y → Q
27	1	I-G	ANO <sub>0</sub> <sup>†</sup>	Add Negative to Q: (Q) - Y → Q
30		I-G	LSUM <sub>j</sub>	Load Sum: Y + (Q) → A
31		I-G	LDF <sub>j</sub>	Load Difference: Y - (Q) → A
34		I-G	RSUM <sub>j</sub>	Replace Sum: Y + (Q) → Y & A
35		I-G	ROF <sub>j</sub>	Replace Difference: Y - (Q) → Y & A
36		I-G	RI <sub>j</sub>	Replace Increment: Y + 1 → Y & A
37		I-G	RD <sub>j</sub>	Replace Decrement: Y - 1 → Y & A
40	1	I-G	LLP <sub>0</sub> <sup>†</sup>	Load Logical Product: L[Y(Q)] → A
43		I-G	CM <sub>j</sub>	Compare Mask: (A) - L[Y(Q)] → A Sense <sub>j</sub> ; (A) + L[Y(Q)] → A
44	1	I-G	RLP <sub>0</sub> <sup>†</sup>	Replace Logical Product: L[Y(Q)] → Y & A
50		I-G	OR <sub>j</sub>	Inclusive OR: Set (A <sub>n</sub> ) for Y <sub>n</sub> = 1
51		I-G	XOR <sub>j</sub>	Exclusive OR: Complement (A <sub>n</sub> ) for Y <sub>n</sub> = 1
52 k≠7		I-G	SC <sub>j</sub>	Selective Clear: Clear (A <sub>n</sub> ) for Y <sub>n</sub> = 1
54		I-G	ROR <sub>j</sub>	Replace OR: Set (A <sub>n</sub> ) for Y <sub>n</sub> = 1 → Y & A
55		I-G	RXOR <sub>j</sub>	Replace Exclusive OR: [CPL(A <sub>n</sub> ) for Y <sub>n</sub> = 1] → Y & A

NOTES

- 1 See List of Special <sup>†</sup> Designators
- 2 Instruction may be used on IOPB only
- 3 Instruction may be used on IOP only
- 4 See List of Special Push, Pull <sup>†</sup> Designators. nc = Non-Circular (Dpt.) Otherwise Circular. If bit 20 = 1, Y<sub>6,4</sub> must be 111
- 5 Instruction may be used only on IOPB with 4K NDRO option

REPETOIRE OF INSTRUCTIONS

FUNCTION CODE	NOTES*	FORMAT	SYMBOLIC CODE SEQUENCE(S)	DESCRIPTION
56		I-G	RSC <sub>j</sub>	Replace Selective Clear: [Clear (A <sub>n</sub> ) for Y <sub>n</sub> = 1] → Y & A
60 j=0		I-G	RIL	Release Interrupt Lockout
60 j=1		I-G	JRIL	Jump and Release Interrupt Lockout
60 j=2		I-G	JQP	Jump if Q Positive
60 j=3		I-G	JQN	Jump if Q Negative
60 j=4		I-G	JAZ	Jump if A + Zero
60 j=5		I-G	JANZ	Jump if A not + Zero
60 j=6		I-G	JAP	Jump if A Positive
60 j=7		I-G	JAN	Jump if A Negative
61 j=0		I-G	J	Jump
61 j=1-7		I-G	JC <sub>j</sub>	Jump Conditional if Jump j is Selected
61 j=4-7		I-G	JSC <sub>j</sub>	Stop Conditional if Stop j Selected and Jump on Restart
62 j=0		I-OP	ICIN	Load/Initiate Chain Input: $\hat{r}$ = 4 Bit Channel Number
62 j=1		I-OP	ICOUT	Load/Initiate Chain Output: $\hat{r}$ = 4 Bit Channel Number
62 j=2		I-OP	IBIN	Initiate Input or EF Buffer: $\hat{r}$ = 4 Bit Channel Number
62 j=3		I-OP	IBOUT	Initiate Output or EF Buffer: $\hat{r}$ = 4 Bit Channel Number
63 j=0		I-OP	LCIN	Load Input Chain Pointer: $\hat{r}$ = 4 Bit Channel Number
63 j=1		I-OP	LCOUT	Load Output Chain Pointer: $\hat{r}$ = 4 Bit Channel Number
63 j=2		I-OP	LBIN	Load Input BCW: $\hat{r}$ = 4 Bit Channel Number
63 j=3		I-OP	LBOUT	Load Output BCW: $\hat{r}$ = 4 Bit Channel Number
65 j=0		I-G	RJ	Return Jump
65 j=1-7		I-G	RJC <sub>j</sub>	Return Jump Conditional if Jump j Selected
65 j=4-7		I-G	RJSC <sub>j</sub>	Stop if Stop j Selected and Return Jump on Restart
66 j=0		III	STOP	Unconditional Stop
66 j=1		III	TIO	Terminate I/O on Channel n for Y <sub>n</sub> = 1
66 j=2		III	SIL <sub>d,e,c,m</sub>	Disable Interrupts on Channel n for Y <sub>n</sub> = 1. See d,e,c,m List
66 j=3		III	RIL <sub>d,e,c,m</sub>	Enable Interrupts on Channel n for Y <sub>n</sub> = 1. See d,e,c,m List
67 j=0		I-OP	SCIN	Store Chain Input Pointer: $\hat{r}$ = 4 Bit Channel Number
67 j=1		I-OP	SCOUT	Store Chain Output Pointer: $\hat{r}$ = 4 Bit Channel Number
67 j=2		I-OP	SBIN	Store Input BCW: $\hat{r}$ = 4 Bit Channel Number
67 j=3		I-OP	SBOU	Store Output BCW: $\hat{r}$ = 4 Bit Channel Number
71		I-G	BSK	(B <sub>j</sub> ) ≠ Y, Advance B <sub>j</sub> ; (B <sub>j</sub> ) = Y, Skip NI and Clear (B <sub>j</sub> )
72 j=0		I-G	CPF <sub>i</sub>	Clear Program Fault Indicator. On IOPB, Also Clears Hardware Fault Indicator.
72 j≠0		I-G	JBNZ	(B <sub>j</sub> ) ≠ 0, (B <sub>j</sub> ) = 1 → B <sub>j</sub> and Jump to Y <sub>j</sub> ; (B <sub>j</sub> ) = 0 Read NI
73 j=0		I-G	JOVF	Jump if Overflow Bit Set
73 j≠0		I-G	LB <sub>j</sub>	Load B <sub>j</sub> and Jump
74 bit 20=0	4	IV	PULLT	Pull Top: If Table Not Empty, Pull Top and Skip NI; else do NI
74 bit 20=1	4,2	IV	PULTB	Pull Top Biased: If Table Not Empty, Pull Top and Skip NI; else do NI
75 bit 20=0	4	IV	PULLB <sub>nc</sub>	Bias Y (Bits 6-4) by Processor Number; else do NI
75 bit 20=1	4,2	IV	PULLB <sub>nc</sub>	Pull Bottom Biased: If Table Not Empty, Pull Bottom and Skip NI; else do NI
76 bit 20=0	4	IV	PUSHT <sub>nc</sub>	Push Top: If Table Not Full, Push Top and Skip NI; else do NI
76 bit 20=1	4,2	IV	PSHTB <sub>nc</sub>	Push Top Biased: If Table Not Full, Push Top and Skip NI; else do NI
7700	2	II-G	XM	Bias Y (Bits 6-4) by Processor Number; else do NI
7702	2	V	PPL	Enable Executive Mode: Perform Executive Return
7703 bit 15=0	2	II-G	PLP	Push P to List: P → Address Specified by (1220) (1220) + 1 → 1220, Jump to Y
7703 bit 15=1	2	II-G	PLPR	Jump to P and Release Interrupt Lockout: (1220) - 1 → 1220; Jump to (1220) f
7704	2	II-G	ERAJ	Enable Relative Addressing & Jump: 1 → Status Register; Jump to Y
7705		II-G	XR	Execute Remotes: Execute Instruction Located at Address Y
7712	2	II-G	LAB	Load A Biased: (Y + Processor Number) → A
7716	2	II-G	SAB	Store A Biased: (A) → Y + Processor Number

FUNCTION CODE	NOTES*	FORMAT	SYMBOLIC CODE SEQUENCE(S)	DESCRIPTION
7726		II-G	LMC	y,b,s Load and Enable Monitor Clock: Y → Monitor Clock
7727		II-G	TSF	y,b,s Test and Set Flag: If Y <sub>29,28</sub> = 0, Skip NI & Set Y <sub>29,28</sub> ; If Y <sub>29,28</sub> ≠ 0, Do NI
7734	2	II-G	ER	y,b,s Establish Read: (Y) → A, If (A) <sub>14,0</sub> = 0, 1 → Bit Position Corresponding to the Processor Number Within Y <sub>22-15</sub> and Skip NI. If (A) <sub>14,0</sub> ≠ 0, Execute NI
7735	2	II-G	EW	y,b,s Establish Write: (Y) → A, If (A) = 0, 1 → Bit Position Corresponding to the Processor Number Within Y <sub>7,0</sub> and Skip NI. If (A) ≠ 0, Execute NI
7736	2	II-G	RR	y,b,s Relinquish Read; 0 → Bit Position Corresponding to the Processor Number Within Y <sub>22-15</sub>
7737	2	II-G	RW	y,b,s Relinquish Write; 0 → Bit Position Corresponding to the Processor Number Within Y <sub>7,0</sub>
7742 $\hat{r}$ -1		II-OP	LST	y,b,s Load Status Register: (Y) → Status Reg.
7743 $\hat{r}$ -1	2	II-OP	LML	y,b,s Load Memory Lockout Register: (Y) <sub>15,0</sub> → MLO <sub>0</sub> <sup>†</sup>
7744 $\hat{r}$ -0	2	II-OP	SMLQ	y,b,s Store Memory Lockout Register in: (MLO <sub>0</sub> <sup>†</sup> ) → Q <sub>15,0</sub> (RAR <sub>0</sub> <sup>†</sup> → 0, 19, 16 0 → Q <sub>29,20</sub> )
7744 $\hat{r}$ -1	2	II-OP	SML	y,b,s Store Memory Lockout Register: (MLO <sub>0</sub> <sup>†</sup> → Y <sub>15,0</sub> (RAR <sub>0</sub> <sup>†</sup> → Y <sub>19,16 0 → Y<sub>29,20</sub>)</sub>
7745 $\hat{r}$ -0		II-OP	SSTQ	y,b,s Store Status Register: (Status Reg.) → Q
7745 $\hat{r}$ -1		II-OP	SST	y,b,s Store Status Register: (Status Reg.) → Y
7746 $\hat{r}$ -0	2	II-OP	DRPRI	Disable Relative Processor Interrupt Register: 0 → Status Register <sub>11</sub>
7746 $\hat{r}$ -1	2	II-OP	ERPRI	Enable Relative Processor Interrupt Register: 1 → Status Register <sub>11</sub>
7747 $\hat{r}$ -0	2	II-OP	LRPRI	y Load Relative Processor Interrupt Register: v <sub>2,0</sub> → RPI <sub>0</sub> <sup>†</sup>
7747 $\hat{r}$ -1	2	II-OP	SRPRI	y Store Relative Processor Interrupt Register: (RPI <sub>0</sub> <sup>†</sup> ) → Q <sub>2,0</sub> , 0 → Q <sub>29,3</sub>
7750	2	II-OP	DRAD	Disable Relative Address Designator: 0 → Status Register <sub>6</sub>
7751	2	II-OP	LRAR	y Load Relative Address Register: v <sub>3,0</sub> → RAR <sub>0</sub> <sup>†</sup>
7760		II-OP	LSR	y,y,b,s Load Address Extension Register SR <sub>0</sub> <sup>†</sup> ( $\hat{r}$ = 0,1,2): $\hat{r}$ = 0: V <sub>4,0</sub> → SR <sub>0</sub> <sup>†</sup> $\hat{r}$ = 1: (V <sub>4,0</sub> → SR <sub>0</sub> <sup>†</sup> ) $\hat{r}$ = 0: (SR <sub>0</sub> <sup>†</sup> → Q <sub>4,0</sub> and Clear Q <sub>29,5</sub> ) $\hat{r}$ = 1: (SR <sub>0</sub> <sup>†</sup> → Y <sub>4,0</sub> and Clear Y <sub>14,5</sub> )
7770		II-OP	SSR	y,y,b,s Store Address Extension Register SR <sub>0</sub> <sup>†</sup> ( $\hat{r}$ = 0,1,2): $\hat{r}$ = 0: (SR <sub>0</sub> <sup>†</sup> → Q <sub>4,0</sub> and Clear Q <sub>29,5</sub> ) $\hat{r}$ = 1: (SR <sub>0</sub> <sup>†</sup> → Y <sub>4,0</sub> and Clear Y <sub>14,5</sub> )

NOTES

- Y = The Operand Regardless of Source, i.e., y, (Y), Y or sy  
 Y = The Source or Destination of the Operand, i.e., y extended plus Bb

INTERRUPT STATUS WORD FORMAT

Bits	27	26	25	
0	0	0	External Interrupt Parity Error Interrupt	
0	0	1	Input Buffer Parity Error Interrupt	
0	1	0	Input Chain Monitor Interrupt	
0	1	1	Output Chain Monitor Interrupt	
1	0	0	External Interrupt	
1	0	1	Not Used	
1	1	0	Not Used	
1	1	1	Not Used	

PUSH, PULL CONTROL PARAMETER WORDS

	28	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Y + 1	TOP SPACE COUNT (TSC)																TOP ADDRESS POINTER (TAP)													
Y + 1	BOTTOM SPACE COUNT (BSC)																BOTTOM ADDRESS POINTER (BAP)													
Y + 2	LIST LENGTH (LL)																BASE ADDRESS (BA)													

\*Y must be divisible by four