

UNIVAC 1832 COMPUTER
REPERTOIRE OF INSTRUCTIONS

Code	Mnemonic	NAME	DESCRIPTION	F	CA	R	UF	Time ₁ μs
01 0	OR	Inclusive OR (Selective Set A)	(Y) ⊕ (A ₂) → A ₂	II	Y	Y	2	1.3
01 1	SC	Selective Clear A	(A ₂) ⊖ (Y) → A ₂	II	Y	Y	2	1.3
01 2	MS	Selective Substitute	(Y) ⊖ (A ₂) → A ₂ for all (A ₂) _{n-1} ; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	1.3
01 3	XOR	Exclusive OR (Sel. Comp. A)	(Y) ⊕ (A ₂) → A ₂ ; (A ₂) _n → (A ₂) _{n-1} for (Y) _{n-1}	II	Y	Y	2	1.3
01 4	ALP	Add Logical Product	(A ₂) + (Y) ⊖ (A ₂) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	1.3
01 5	LLP	Load Logical Product	(A ₂) ⊖ (Y) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	1.3
01 6	NLP	Subtract Logical Product	(A ₂) - (Y) ⊖ (A ₂) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	1.3
01 7	LLPN	Load Logical Product Next	(A ₂) ⊖ (Y) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	1.3
02 0	CNT	Count Ones	No. of Bits Set in (Y) → A ₂	II	Y	Y	2	11.8
02 1	XR	Execute Remote	(Y) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	N	N	8	1.6
02 3	XRL	Execute Remote Lower	(Y) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	N	N	8	1.6
02 4	SLP	Store Logical Product	(A ₂) ⊖ (A ₂) → Y; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	2.31
02 5	SSUM	Store Sum	(A ₂) + (A ₂) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	2.31
02 6	SDIF	Store Difference	(A ₂) - (A ₂) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	2.31
02 7	DS	Double Store A	(A ₂) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	3.4
03 0	ROR	Replace Inclusive OR	(Y) ⊕ (A ₂) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	2.6
03 1	RSC	Replace Selective Clear	(A ₂) ⊖ (Y) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	N	Y	2	2.6
03 2	RMS	Replace Selective Substitute	(Y) ⊖ (A ₂) → A ₂ for all (A ₂) _{n-1} ; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	2.6
03 3	RXOR	Replace Exclusive OR	(Y) ⊕ (A ₂) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	N	Y	2	2.6
03 4	RALP	Replace A Logical Product	(A ₂) ⊖ (Y) ⊖ (A ₂) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	2.6
03 5	RLP	Replace Logical Product	(Y) ⊖ (A ₂) → Y & A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	Y	Y	2	2.6
03 6	RNL	Replace A Logical Product	(Y) ⊖ (A ₂) → Y & A ₂ ; (A ₂) _n → (A ₂) _{n-1}	II	N	Y	2	2.6
03 7	TSF	Test and Set Flag	If (Y) _{n-1} = 0, CD Set UNEQUAL; If (Y) _{n-1} = 1, CD Set UNEQUAL	II	N	Y	8	2.05
05 0	DL	Double Load A	(Y + 1, Y) → A ₂ ; A ₂	III	N	N	2	2.5
05 1	DA	Double Add A	(A ₂ + 1, A ₂ + (Y + 1)) → A ₂ ; A ₂	III	N	N	2	3.1
05 2	DAN	Double Subtract A	(A ₂ + 1, A ₂ - (Y + 1)) → A ₂ ; A ₂	III	N	N	2	3.1
05 3	DC	Double Compare	Compare (A ₂ + 1, A ₂) to (Y + 1, Y), Set CD	III	N	N	2	2.5
05 4	LBMP	Load Base and Memory Protection	(Y) ₁₇ → A ₂ ; (Y) ₁₆ → A ₂ ; (Y) ₁₅ → SPR; (Y) ₁₄ → SIR; Privileged if: ASR bit 8-0, s ≠ 7, a = 7	III	N	N	2	7.7
06 0	FA	Floating-point Add	Shift (A ₂) _n or (Y + 1) Right such that (A ₂) _n = (Y) _n ; (A ₂) _{n+1} + (Y + 1) → A ₂ ; (A ₂) _n → A ₂ ; Normalize	III	N	N	2	7.9
06 1	FAN	Floating-point Subtract	Shift (A ₂) _n or (Y + 1) Right such that (A ₂) _n = (Y) _n ; (A ₂) _{n+1} - (Y + 1) → A ₂ ; (A ₂) _n → A ₂ ; Normalize	III	N	N	2	7.9
06 2	FM	Floating-point Multiply	(A ₂) ⊖ (Y) → (A ₂) _n ; (A ₂) _{n+1} → A ₂ ; Normalize	III	N	N	2	14.5
06 3	FD	Floating-point Divide	(A ₂) ⊖ (Y) → (A ₂) _n ; (A ₂) _{n+1} → A ₂ ; Normalize	III	N	N	2	14.5
06 4	FAR	Floating-point Add with Round	Same as FA with (A ₂) _n rounded	III	N	N	2	9.1
06 5	FANR	Floating-point Subtract w/Rd.	Same as FAN with (A ₂) _n rounded	III	N	N	2	9.1
06 6	FMR	Floating-point Multiply w/Rd.	Same as FM with (A ₂) _n rounded	III	N	N	2	14.5
06 7	FDR	Floating-point Divide w/Rd.	Same as FD with (A ₂) _n rounded	III	N	N	2	14.5
07 0 a=0	XS	Enter Executive State	sy + (B ₂) → CMR 156; Enter class IV (Executive)	III	N	N	11	5.0†
07 0 a=1	IFI	Interprocessor Interrupt	Send Class II interrupt to processors n (0-1) Specified by (sy + B ₂) _{n-1}	III	N	N	11	5.0†
07 1**	AEI	Allow Enable Interrupt	Allow Monitor interrupts from IOCA on Channels n; where (sy + B ₂) _{n-1}	III	N	N	6	3.8†
07 2**	PEI	Prevent Enable Interrupt	Prevent Monitor interrupts from IOCA on channels n; where (sy + B ₂) _{n-1}	III	N	N	6	3.8†
07 3**	LIM	Load IOC Monitor Clock	sy + (B ₂) → IOC _n MON CLK	III	N	N	6	3.8†
07 4**	IO	Initiate I/O	Initiate IOCA at address Y	III	N	N	2	3.8†
07 5**	IR	Interrupt Return	Return to State Specified by DSW	III	N	N	9	3.75†
07 6	RP	Repeat	Repeat N ₁ L ₁ Times; sy + B ₂ (of N ₁) → B ₂ each cycle	III	N	N	6	1.3
10	LA	Load A	Y → A ₂	I	Y	Y	1	1.3
11	LXB	Load A and Index B	(A ₂) _n ; (B ₂) _{n-1} → B ₂	I	Y	N	1	2.2†
12	LDIF	Load Difference	(A ₂) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	I	Y	Y	1	1.3
13	ANA	Subtract A	(A ₂) - Y → A ₂	I	Y	Y	1	1.3

REPERTOIRE OF INSTRUCTIONS (CONT.)

Code	Mnemonic	NAME	DESCRIPTION	F	CA	R	UF	Time ₁ μs
14	AA	Add A	(A ₂) + Y → A ₂	I	Y	Y	1	1.3
15	LSUM	Load Sum	(A ₂) + Y → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	I	Y	Y	1	1.3
16	LNA	Load Negative	(A ₂) - Y → A ₂	I	Y	Y	1	1.3
17	LM	Load Magnitude	Y → A ₂	I	Y	Y	1	1.3
20	LB	Load B	Y → B ₂	I	Y	Y	1	2.35
21	AB	Add B	(B ₂) + Y → B ₂ ; B ₂ zero extended	I	Y	Y	1	2.65
22	ANB	Subtract B	(B ₂) - Y → B ₂ ; B ₂ zero extended	I	Y	Y	1	2.65
23	SB	Store B	(B ₂) → Y	I	Y	Y	1	1.7
24	SA	Store A	(A ₂) → Y	I	Y	Y	1	1.7
25	SXB	Store A and Index B	(A ₂) _n ; (B ₂) _{n-1} → B ₂	I	Y	N	1	2.2†
26	SNA	Store Negative	(A ₂) → Y	I	Y	Y	1	2.3†
27	SM	Store Magnitude	A ₂ → Y	I	Y	Y	1	2.3†
32	BZ	Clear Bit	0 → Y _n	I	N	Y	3	2.6
33	BS	Set Bit	1 → Y _n	I	N	Y	3	2.6
34	RA	Replace Add	(A ₂) ⊖ (Y) → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	I	Y	Y	2	2.31
35	RI	Replace Increment	(Y) + 1 → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	I	Y	Y	2	2.6
36	RAN	Replace Subtract	(Y) - 1 → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	I	Y	Y	2	2.6
37	RD	Replace Decrement	(Y) - 1 → A ₂ ; (A ₂) _n → (A ₂) _{n-1}	I	Y	Y	2	2.6
40	M	Multiply A	(A ₂) × Y → A ₂ ; A ₂	I	Y	Y	1	12.1
41	D	Divide A	(A ₂) ÷ Y → A ₂ ; Remainder → A ₂ +1	I	Y	Y	1	12.1
42	BC	Compare Bit to Zero	If (Y) _{n-1} = 0, CD Set UNEQUAL; If (Y) _{n-1} = 1, CD Set UNEQUAL	I	N	Y	3	1.6
43	CXI	Compare Index Increment	If (B ₂) _n > Y, CD Set OUTSIDE, 0 → B ₂ ; If (B ₂) _n = Y, CD Set WITHIN, (B ₂) _{n-1} → B ₂	I	Y	Y	1	2.95
44	C	Compare	Compare (A ₂) to Y, Set the CD	I	Y	Y	1	1.3
45	CL	Compare Limits	If (A ₂) _n > Y > (A ₂) _{n-1} , Set CD WITHIN	I	Y	Y	1	1.6
46	CM	Compare Masked	Compare (A ₂) _n to (A ₂) _{n-1} , Set the CD	I	Y	Y	1	1.3
47	CG	Compare Gated	Compare (Y - (A ₂)) to (A ₂) _{n-1} , Set the CD	I	Y	Y	2	2.2
50	JEP	Jump on Even Parity	If (A ₂) _n = (A ₂) _{n-1} is Even Parity, jump to Y	III	N	N	1	3.55†
50 1	JOP	Jump on Odd Parity	If (A ₂) _n ≠ (A ₂) _{n-1} is Odd Parity, jump to Y	III	N	N	1	3.55†
50 2	DJZ	Jump Double Precision Zero	If (A ₂) _n = (A ₂) _{n-1} = 0, jump to Y	III	N	N	1	3.25†
50 3	DJNZ	Jump Double Precision Not Zero	If (A ₂) _n ≠ (A ₂) _{n-1} ≠ 0, jump to Y	III	N	N	1	3.25†
51 0	JP	Jump A Positive	If (A ₂) _n > 0, jump to Y	III	N	N	1	3.25†
51 1	JN	Jump A Negative	If (A ₂) _n < 0, jump to Y	III	N	N	1	3.25†
51 2	JZ	Jump A Zero	If (A ₂) _n = 0, jump to Y	III	N	N	1	3.25†
51 3	JNZ	Jump A Not Zero	If (A ₂) _n ≠ 0, jump to Y	III	N	N	1	3.25†
52 0	LBJ	Load B and Jump	P + 1 → B ₂ , jump to Y	III	N	N	1	2.5†
52 1	IBNZ	Index Jump B	If (B ₂) _n ≠ 0, then (B ₂) _{n-1} → B ₂ , jump to Y	III	N	N	1	3.55†
52 2	JY	Jump sy + B	Jump to sy + (B ₂)	III	N	N	13	2.5†
52 3	JL	Jump to the Lower of Y	If (A ₂) < 0, jump to Y	III	N	N	12	2.5†
53 0 a=0	JNF	Jump on No Overflow	If OD is not Set, jump to Y; Clear OD	III	N	N	12	2.5†
53 0 a=1	JOF	Jump on Overflow	If OD is Set, jump to Y; Clear OD	III	N	N	12	2.5†
53 1 a=0	JNE	Jump on Not Equal	If CD ≠, jump to Y	III	N	N	12	2.5†
53 1 a=1	JE	Jump on Equal	If CD =, jump to Y	III	N	N	12	2.5†
53 1 a=2	JG	Jump on Greater Than	If CD >, jump to Y	III	N	N	12	2.5†
53 1 a=3	JGE	Jump on Greater Than or Equal	If CD ≥, jump to Y	III	N	N	12	2.5†
53 1 a=4	JLT	Jump on Less Than	If CD <, jump to Y	III	N	N	12	2.5†
53 1 a=5	JLE	Jump on Less Than or Equal	If CD ≤, jump to Y	III	N	N	12	2.5†
53 1 a=6	JNW	Jump Outside Limits	If CD Outside Limits, jump to Y	III	N	N	12	2.5†
53 1 a=7	JW	Jump Within Limits	If CD Within Limits, jump to Y	III	N	N	12	2.5†
53 2	RJ	Return Jump	P + 1 → Y, jump to Y + 1	III	N	N	12	3.3†
53 2	RJC	Return Jump a-1, 2, 3	If switch a is Set, P + 1 → Y, jump to Y + 1	III	N	N	1	3.3†
53 2*	RJSC	Return Jump a-4, 5, 6, 7	If switch a is Set, Stop; P + 1 → Y, jump to Y + 1	III	N	N	1	3.3†
53 3	J	Manual Jump	Jump to Y + 1	III	N	N	1	3.3†
53 3	JC	Manual Jump a-1, 2, 3	If switch a is Set, jump to Y	III	N	N	1	2.5†
53 3*	JSC	Manual Jump a-4, 5, 6, 7	If switch a is Set, Stop; Jump to Y	III	N	N	1	2.55†
54*	LCT	Load CMR Task	(Y) → CMR _k	I	N	Y	3	2.35
55*	LCL	Load CMR Interrupt	(Y) → CMR _{k+100}	I	N	Y	3	2.35

REPERTOIRE OF INSTRUCTIONS (CONT.)

Code	Mnemonic	NAME	DESCRIPTION	F	CA	R	UF	Time ₁ μs
56*	SCT	Store CMR Task	(CMR _k) → Y	I	N	Y	3	2.6†
57*	SCSI	Store CMR Interrupt	(CMR _{k+100}) → Y	I	Y	Y	3	2.6†
60*/0	STC	Store CMR in A	(CMR _k) → A ₂	I	N	Y	4	2.35†
60*/1	HSTC	Store CMR in A	(CMR _{k+100}) → A ₂	I	N	Y	4	2.35†
61*/0	HLCT	Load CMR with A	(A ₂) → CMR _k	I	N	Y	4	2.35†
61*/1	HLCI	Load CMR with A	(A ₂) → CMR _{k+10}					

