

| CODE<br>(Octal)<br>f   | INSTRUCTION  | DESCRIPTION  | Time<br>μSEC. |
|--|--|--|---------------|
| 54   | Replace SElective-SET                                  | Set $A_n$ for $(Y)_n=1$ , $(A) \rightarrow Y$  | 4-6           |
| 55   | Replace SElective-ComPlement                           | Complement $A_n$ for $(Y)_n=1$ , $(A) \rightarrow Y$   | 4-6           |
| 56   | Replace SElective-Clear                                | Clear $A_n$ for $(Y)_n=1$ , $(A) \rightarrow Y$  | 4-6           |
| 57   | Replace SElective-SUBstitute                           | $(Y)_n \rightarrow A_n$ for $(Q)_n=1$ , $(A) \rightarrow Y$  | 4-6           |
| *60  | Jump (arithmetic)                                      | Jump to Y if jump j condition satisfied  | 2-4           |
| 60J0   | Remove Interrupt Lockout                               | Release master I/O interrupt lockout   | 2-2           |
| 650J1  | Remove Interrupt Lockout, Jump                         | RII same as above, jump to Y   | 2-4           |
| 161  | Jump (manual)  | Jump to Y if j condition is satisfied  | 2-4           |
| 62   | Jump $Y, Y, C_j$ -ACTIVE INPUT buffer                  | Jump to Y if $C_j$ output buffer active  | 4             |
| 663  | Jump $Y, Y, C_j$ -ACTIVE OUTPUT buffer                 | Jump to Y if $C_j$ output buffer active  | 4             |
| *64  | Return Jump (arithmetic)                               | j   j condition is satisfied, $P \rightarrow Y$ , Addressing<br>$C_j$ mode $\rightarrow Y$ , jump to $Y+1$                                   | 4-6           |
| *65  | Return Jump (manual)                                   |  | 4-6           |
| TERMinate-C <sub>j</sub> -INPUT  |  | Terminate input buffer on $C_j$  | 2             |
| *668Jb0  | Remove Interrupt Lockout-ALL                           | Release master I/O interrupt lockout   | 2             |
| *668Jb1#0  | Set Interrupt Lockout-ALL                              | Set master I/O interrupt lockout   | 2             |
| *668Jb20   | Remove Interrupt Lockout-External-ALL                  | Release all external channel interrupt lockouts  | 2             |
| *668Jb#0   | Set Interrupt Lockout-External-ALL                     | Set all external channel interrupt lockouts  | 2             |
| *668Jb30   | Remove Interrupt Lockout-EXternal-C <sub>j</sub>       | Release external channel interrupt lockout on $C_j$  | 2             |
| *668Jb#0   | Set Interrupt Lockout-EXternal-C <sub>j</sub>          | Set external channel interrupt lockout on $C_j$  | 2             |
| Note: Master Clear sets all external channel interrupt lockouts and releases master I/O interrupt lockout. |  |  |               |
| TERMinate-C <sub>j</sub> -OUTPUT   |  | Terminate output buffer on $C_j$   | 2             |
| *678J1   | TERMinate-C <sub>j</sub> -Command                      | Terminate external function buffer on $C_j$  | 2             |
| *678J2   | TERMinate-ALL  | Terminate all buffers  | 2             |
| *70  | RePeaT   | Execute N1 Y times   | 2-4           |
| 71   | B SKip-Bj  | (Bj)≠0, (Bj)-1 → B and read N1;<br>(Bj)-1 skip N1 and clear Bj   | 4-6           |
| 72   | B Jump-Bj  | (Bj)≠0, (Bj)-1 → B and jump to Y;<br>(Bj)=0, read N1   | 2-4           |
| *73  | Input-C <sub>j</sub> (without monitor mode)            | Initiate input buffer on $C_j$ ; (Y) → 0010...0  | 6 min.        |
| *74  | OUTPUT-C <sub>j</sub> (without monitor mode)           | Initiate output buffer on $C_j$ ; (Y) → 00120...0  | 6 min.        |
| *74k2  | EXternal-COMMAND-MultiWord-C <sub>j</sub> (WY)         | Initiate EF buffer on $C_j$ ; (Y) → 00140...0  | 6 min.        |
| *75  | Input-C <sub>j</sub> (with MONITOR mode)               | Initiate EF buffer on $C_j$ with monitor; (Y) →<br>00100...0; monitor interrupt address is 00040...0   | 6 min.        |
| *76  | OUTPUT-C <sub>j</sub> (with MONITOR mode)              | Initiate output buffer on $C_j$ with monitor; (Y) →<br>00120...0; monitor interrupt address is 00060...0                                     | 6 min.        |
| *76k2  | EXTERNAL-COMMAND-MultiWord-C <sub>j</sub> (WY)-MONITOR | Initiate EF buffer on $C_j$ with monitor; monitor interrupt<br>address is 00080...0; (Y) → 00140...0   | 6 min.        |
| 7710   | Enter Q With Y   | Enter Q using address in U; (Y) → Q  | 2-4           |
| 7711   | Enter A With Y   | Enter A using address in U; (Y) → A  | 2-4           |
| 7712   | Enter B With Y   | Enter B7 using address in U; (Y) → B7  | 2-4           |
| *7713k2  | Enter Control memory With Y                            | Load I/O extension registers Cj with (Y+(Bj)15) 6 min.<br>$Y_{s,4}$ -Input $_{s,15}$ ; $Y_{3,2}$ -Output $_{s,15}$ ; $Y_{1,0}$ -EF $_{s,15}$ |               |
| 7714   | Store O With Y   | Store Q using address in U; (Q) → Y  | 2-4           |
| 7715   | Store A With Y   | Store A using address in U; (A) → Y  | 2-4           |
| 7716   | Store B With Y   | Store B7 using address in U; (B7) → Y  | 2-4           |
| *7717k0  | Store Control memory With Y-C <sub>j</sub> -EF         | Store EF BCW Cj at address 00005   | 6 min.        |
| *7717k1  | Store Control memory With Y-C <sub>j</sub> -EXTENS     | Store I/O extension registers Cj at 00005  | 6 min.        |
| *7717k2  | Store Control memory With Y-C <sub>j</sub> -INPUT      | Store Input BCW Cj at 00005  | 6 min.        |
| *7717k3  | Store Control memory With Y-C <sub>j</sub> -OUTPUT     | Store Output BCW Cj at 00005   | 6 min.        |
| 7744   | Test and Set Flag                                      | (P) ≠ 0, read N1; (Y)=0, skip N1; always set Y-1s  | 4-6           |
| *7750  | Enter Absolute Page Register                           | $Y_{s,4}$ → APR  | 4             |
| *7754  | Store Absolute Page Register                           | APR → Y  | 4             |
| 7763   | Load B and Jump  | (P) → B7, jump to (Y)  | 4             |
| 7764   | Direct Load B and Jump                                 | (P) → B7, set direct addressing mode, jump to (Y)  | 4             |
| 7765   | Page Load B and Jump                                   | (P) → B7, set page addressing mode, jump to (Y)  | 4             |

Y- The operand designator modified by B  
 \* Special j and k designators  
 Y- The operand; Y or (Y)  
 # See Address Mode Selection k designators

N1-Next Instruction  
 BCW-Buffer Control Word  
 APR-Absolute page register  
 min.-minimum

## UNIVAC 1830B COMPUTER\*

| CODE<br>(Octal) | INSTRUCTION                                   | DESCRIPTION   | Time<br>μSEC. |
|-----------------|---|---|---------------|
| 01              | Right Shift-Q                                 | Shift (Q) Right by Y                                  | 2-4.6         |
| 02              | Right Shift-A                                 | Shift (A) Right by Y                                  | 2-4.6         |
| 03              | Right Shift-AQ                                | Shift (AQ) Right by Y                                 | 2-4.6         |
| *04             | Compare-A-Q-AQ                                | Sense (Q); A → A                                      | 2-4.6         |
| 05              | Left Shift-Q                                  | Shift (Q) Left by Y                                   | 2-4.6         |
| 06              | Left Shift-A                                  | Shift (A) Left by Y                                   | 2-4.6         |
| 07              | Left Shift-AQ                                 | Shift (AQ) Left by Y                                  | 2-4.6         |
| 10              | ENTER-Q                                       | Y → Q   | 2-4           |
| 10k0            | CLEAR-Q                                       | Q → 0   | 2             |
| 11              | ENTER-A                                       | Y → A   | 2-4           |
| 11k0            | CLEAR-A                                       | Q → A   | 2             |
| 12              | ENTER-Bj                                      | Y → Bj  | 2-4           |
| 12k0            | CLEAR-Bj                                      | Q → Bj  | 2-4           |
| 12J0            | NO-Operation                                  | Enter Bj with 0 (do nothing operation)                | 2-4           |
| *13k0           | EXTERNAL-COMMAND-C <sub>j</sub> (WY)-MONITOR  | (Y) → Cj, Y → 140...j monitor interrupt               | 6 min.        |
| *13k1           | EXTERNAL-COMMAND-C <sub>j</sub> (WY)-MONFORCE | Force (Y) → Cj, Y → 140...j address is 500...j        | 6 min.        |
| *13k2           | EXTERNAL-COMMAND-C <sub>j</sub> (WY)          | Initiate external function Y → 140...j                | 6 min.        |
| *13k3           | EXTERNAL-COMMAND-C <sub>j</sub> (WY)-FORCE    | Force (Y) → Cj, Y → 140...j                           | 6 min.        |
| 14k#0           | STORE-Q                                       | (Q) → Y   | 2-4           |
| 14k0            | ComPlement-Q                                  | (Q) → Q   | 2             |
| 15k#4           | STORe-A                                       | (A) → Y   | 2-4           |
| 15k4            | ComPlement-A                                  | (A) → A   | 2             |
| 16              | 16  | (Bj) → Y  | 2-4           |
| *17k0           | JUmP-Y-IF-C <sub>j</sub> -COMACTIVE           | Jump to Y if external function buffer active on Cj    | 4             |
| *17k1           | JUmP-P-Y-IF-C <sub>j</sub> -COMACTIVE         | Jump to (Y), if external function buffer active on Cj | 4             |
| *17k2           | STORe-C <sub>j</sub> (WY)-FORCE               | Input data word Cj → Y, force IDA<br>(0050...0) → Y   | 6 min.        |
| 17k3            | STORe-C <sub>j</sub> (WY)                     |   | 4-6           |
| 20              | ADD-A   | (A) → A + A   | 2-4           |
| 21              | SUBtract-A                                    | (A) → Y → A   | 2-4           |
| *22             | MULtiple                                      | (Q) → AQ  | 18            |
| *23             | DIVide  | (AQ) → Q; R → A                                       | 32            |
| *23k3           | Square Root                                   | √(Q) → A; residue → A                                 | 32            |
| 24              | RePLAcE-A+Y                                   | (A) → (Y) → Y & A                                     | 4-6           |
| 25              | RePLAcE-A-Y                                   | (A) → (Y) → Y & A                                     | 4-6           |
| *26             | ADD-Q   | (Q) → Q + Q   | 2-4           |
| *27             | SUBtract-Q                                    | Y → (Q) → A   | 2-4           |
| 28              | ENTER-Y-Q                                     | (Y) → Q   | 2-4           |
| 31              | ENTER-Y-Q                                     | Y → (Q) → A   | 2-4           |
| 32              | STORe-A+Q                                     | (A) → (Q) → Y & A                                     | 2-4           |
| 33              | STORe-A-Q                                     | (A) → (Q) → A & Y                                     | 2-4           |
| 34              | RePLAcE-Y+Q                                   | (Y) → (Q) → Y & A                                     | 4-6           |
| 35              | RePLAcE-Y-Q                                   | (Y) → (Q) → Y & A                                     | 4-6           |
| 36              | RePLAcE-Y+1                                   | (Y)-1 → Y & A   | 4-6           |
| 37              | RePLAcE-Y-1                                   | (Y)-1 → Y & A   | 4-6           |
| *40             | ENTER-LY(Q)                                   | (L) → (Q)   | 2-4           |
| 41              | ADD-LP  | (A) → (LY)(Q) → A                                     | 2-4           |
| 42              | SUBtract-LP                                   | (A) → (LY)(Q) → A                                     | 2-4           |
| 43              | COMpare-MASK                                  | (A) → (LY)(Q) sense (j), A+L(Y)(Q); (A) → (A)         | 2-4           |
| *44             | RePLAcE-LP                                    | (LY)(Q) → Y & A                                       | 4-6           |
| 45              | RePLAcE-A+LP                                  | (A) → (LY)(Q) → Y & A                                 | 4-6           |
| 46              | RePLAcE-A-LP                                  | (A) → (LY)(Q) → Y & A                                 | 4-6           |
| 47              | STORe-LP                                      | (LY)(Q) → Y   | 2-4           |
| 50              | SElective-SET                                 | Set $A_n$ for $Y_{n-1}$                               | 2-4           |
| 51              | SElective-ComPlement                          | Complement $A_n$ for $Y_{n-1}$                        | 2-4           |
| 52              | SElective-Clear                               | Clear $A_n$ for $Y_{n-1}$                             | 2-4           |
| 53              | SElective-SUBstitute                          | $Y_n \rightarrow A_n$ for $(Q)_n=1$                   | 2-4           |

Y- The operand designator modified by B  
 \* Special j and k designators  
 \* Formerly 1830-A modified

Y- The operand; Y or (Y)  
 min.-minimum  
 LP or L|-Logical Product

### JP & RJP J-DESIGNATORS

| j     | JP<br>f60                | RJP<br>f64                | JP<br>f61   | RJP<br>f65 |
|-------|--------------------------|---------------------------|-------------|------------|
| 0     | (No Jump)*               |                           | Uncond_Jump |            |
| 1     | Uncond_Jump*             | KEY1                      |             |            |
| 2     | QPOS                     | KEY2                      |             |            |
| 3     | QNEG                     | KEY3                      |             |            |
| 4     | AZERO                    | STOP                      |             |            |
| 5     | ANOT zero                | STOP5                     |             |            |
| 6     | APOS                     | STOP6                     |             |            |
| 7     | ANEG                     | STOP7                     |             |            |
| ↑     | f62                      | f63                       |             |            |
| 0-17a | C <sub>j</sub> -ACTIVEIN | C <sub>j</sub> -ACTIVEOUT |             |            |

\*f60 Bootstrap or Spec L/O set, clear L/O;  
Bootstrap or Spec L/O clear, clear I/O L/O  
and set C<sub>j</sub> EIE line after external interrupt.

### NORMAL K-DESIGNATORS

| k | READ    |                 |      | STORE              |      |                 | REPLACE        |      |        |       |
|---|---------|-----------------|------|--------------------|------|-----------------|----------------|------|--------|-------|
|   | Code    | Origin          | Code | Dest.              | Code | Origin          | Dest.          | Code | Origin | Dest. |
| 0 | 'blank' | UL <sub>j</sub> | Q    | Q                  | --   | --              | --             | --   | --     | --    |
| 1 | L       | M <sub>L</sub>  | L    | M <sub>L</sub>     | L    | M <sub>L</sub>  | M <sub>L</sub> |      |        |       |
| 2 | U       | M <sub>U</sub>  | U    | M <sub>U</sub>     | U    | M <sub>U</sub>  | M <sub>U</sub> |      |        |       |
| 3 | W       | M               | W    | M                  | W    | M               | M              |      |        |       |
| 4 | X       | XU <sub>L</sub> | A    | A                  | --   | --              | --             |      |        |       |
| 5 | LX      | XM <sub>L</sub> | CPL  | Cpl M <sub>L</sub> | LX   | XM <sub>L</sub> | M <sub>L</sub> |      |        |       |
| 6 | UX      | XM <sub>U</sub> | CPU  | Cpl M <sub>U</sub> | UX   | XM <sub>U</sub> | M <sub>U</sub> |      |        |       |
| 7 | A       | A               | CPW  | Cpl M              | --   | --              | --             |      |        |       |

### J-DESIGNATORS

| j | COM-A, -Q, -AQ<br>f64 | DIV<br>f23  | SORT<br>k7 | ADD-Q, SUB-Q<br>f26 | SUB-Q<br>f27 | ENT-IP, RPL-LP<br>f40                              | RPT<br>f70 |
|---|-----------------------|-------------|------------|---------------------|--------------|--|------------|
| 0 | no skip               | no skip     | no skip    | no skip             | no skip      | (no mod) : Y of NE-Y                               |            |
| 1 | unconditional skip    | SKIP        | SKIP       | SKIP                | SKIP         | ADV : Y of NE-Y+1                                  |            |
| 2 | YLESS : Y<(Q)         | NOOver Flow | --         | APOS                | EVEN parity  | BACK : Y of NE-Y-1                                 |            |
| 3 | YMORE : Y>(Q)         | Over Flow   | --         | ANEG                | ODD parity   | ADDB : Y of NE-Y+B <sub>B</sub>                    |            |
| 4 | YIN : (Q)>Y and Y<(A) | AZERO       | NOREM      | QZERO               | AZERO        | R : Y of NE-Y+1+B <sub>B</sub> √                   |            |
| 5 | YOUT : (Q)>Y or Y<(A) | ANOT zero   | REM        | QNOT zero           | ANOT zero    | ADVR : Y of NE-Y+1+B <sub>B</sub> √                |            |
| 6 | YLESS : Y<(A)         | skip        | --         | QPOS                | APOS         | BACKR : Y of NE-Y-1+B <sub>B</sub> √               |            |
| 7 | YMORE : Y>(A)         | no skip     | --         | QNEG                | ANEG         | ADDBR : Y of NE-Y+B <sub>B</sub> +B <sub>B</sub> √ |            |

√ modifies Y address for the store portion by (B<sub>B</sub>) if repeated instruction is replace class.  
NE—Next execution.

### NORMAL J-DESIGNATORS

| j | (Not applicable on * or *) |
|---|----------------------------|
| 0 | no skip                    |
| 1 | SKIP                       |
| 2 | QPOS                       |
| 3 | QNEG                       |
| 4 | AZERO                      |
| 5 | ANOT zero                  |
| 6 | APOS                       |
| 7 | ANEG                       |

### ADDRESS MODE SELECTION IX-DESIGNATORS

| k | I-Code                 | Operand          | Remarks  |
|---|------------------------|------------------|--|
| 0 | f64 & f65              | Y-U <sub>L</sub> | CA → Y <sub>U</sub> jump in CA   |
| 1 | f64 & f65              | Y-M <sub>L</sub> | CA → Y <sub>M</sub> jump in CA   |
| 2 | f64 & f65              | Y-M <sub>U</sub> | CA → Y <sub>M</sub> jump in CA   |
| 3 | f60 & f61<br>f64 & f65 | Y-M              | Set addressing mode contained in (Y)15 and jump to (Y)L.<br>See note 3<br>CA → Y <sub>M</sub> jump in CA   |
| 4 | f64<br>f65             | Y-U <sub>L</sub> | Obtain instruction & operand in CA, set DA,<br>P → Y <sub>L</sub> , previous addressing mode → Y <sub>U</sub> jump in DA.<br>Obtain instruction & operand in CA, set PA,<br>P → Y <sub>L</sub> , previous addressing mode → Y <sub>U</sub> jump in PA. |
| 5 | f64<br>f65             | Y-M <sub>L</sub> | Obtain instruction & operand in CA, set DA,<br>P → Y <sub>L</sub> , previous addressing mode → Y <sub>U</sub> jump in DA.<br>Obtain instruction & operand in CA, set PA,<br>P → Y <sub>L</sub> , previous addressing mode → Y <sub>U</sub> jump in PA. |
| 6 | f64<br>f65             | Y-M <sub>U</sub> | Obtain instruction & operand in CA, set DA,<br>P → Y <sub>L</sub> , previous addressing mode → Y <sub>U</sub> jump in DA.<br>Obtain instruction & operand in CA, set PA,<br>P → Y <sub>L</sub> , previous addressing mode → Y <sub>U</sub> jump in PA. |
| 7 | f64 & f65              | Y-A              | CA → Y <sub>U</sub> jump in CA   |

Note: (1) CA—Current Addressing mode (DA or PA)  
(2) DA—Direct Addressing mode; PA—Page Addressing mode  
(3) Bit 215—mode definition bit; 0—DA, 1—PA

**LEGEND**  
M—Memory word (30 bits)  
M<sub>L</sub>—Lower half memory word

M<sub>U</sub>—Upper half memory word  
X—Sign bit extended  
C<sub>j</sub>—Component  
C<sub>j</sub>—Channel j

A—A register  
Q—Q register

### INSTRUCTION WORD FORMATS

#### FORMAT I

f 29 — 24 23 — 21 20 — 18 17 — 15 14 — 0

NON-I/O Instruction

f 29 — 24 23 — 20 19 — 18 17 — 15 14 — 0

I/O Instruction

#### FORMAT II

f=77 \*f=44, 63, 64, 65 b 18 17 — 15 14 — 0

General Instruction\*\*

f=77 \*f=13, 17, 50, 54 b 18 17 — 15 14 — 11 10 9 8 — 0

Special Instruction

f=77 \*f=10, 11, 12, 14, 15, 16 blank Y 18 17 16 — 0

Direct Addressing Instruction\*\*

\*f—Format II Function Code

\*\*Forced k=3

### MEMORY ADDRESS ASSIGNMENT

| OCTAL ADDRESS RANGE | USE   |
|---------------------|---|
| 00000               | Program Fault Interrupt Entrance Address                      |
| 00001               | Count-down Clock Interrupt Entrance Address                   |
| 00002               | Memory Protect Interrupt Entrance Address                     |
| 00003               | Input Power Failure Interrupt Entrance Address                |
| 00004               | Power On Entrance Address                                     |
| 00005               | Read Control Memory Storage Address                           |
| 00006-00017         | Unassigned  |
| 00020-00037         | External Interrupt Entrance Addresses                         |
| 00040-00057         | Input Monitor Interrupt Entrance Addresses                    |
| 00060-00077         | Output Monitor Interrupt Entrance Addresses                   |
| 00100-00117         | Input Buffer Control Words                                    |
| 00120-00137         | *Output Buffer Control Words                                  |
| 00140-00157         | *External Function Buffer Control Words                       |
| 00160               | Real Time Clock   |
| 00161               | Count-down Clock  |
| 00162-00177         | Unassigned  |
| 00200-00217         | ESI Input Buffer Termination Words                            |
| 00220-00237         | ESI Output Buffer Termination Words                           |
| 00240-00257         | ESI External Function Buffer Termination Words                |
| 00260-00477         | Unassigned  |
| 00500-00517         | External Function Buffer Monitor Interrupt Entrance Addresses |
| 00520-00537         | Interrupt Word Storage Addresses                              |
| 00540-00577         | Unassigned  |
| 00600-00617         | Intercomputer Time-Out Entrance Address                       |
| 00620 and over      | **Unassigned  |
| 03000-04077         | NDR0 Memory when enabled                                      |

\*Located in I/O Control Memory when installed

\*\*01000-01077 ESI Input Buffer Control Words—When ESI Used.  
\*\*02000-02077 ESI Output Buffer Control Words—When ESI Used.  
\*\*03000-03077 ESI External Function Buffer Control Words—When ESI Used.