

CODE (Octal) f	INSTRUCTION	DESCRIPTION	Time μsec.
54	Replace Selective-SET	Set A_n for $(Y)_n=1$, $(A) \rightarrow Y$	4-6
55	Replace Selective-ComPlement	Complement A_n for $(Y)_n=1$, $(A) \rightarrow Y$	4-6
56	Replace Selective-Clear	Clear A_n for $(Y)_n=1$, $(A) \rightarrow Y$	4-6
57	Replace Selective-Substitute	$(Y)_n \rightarrow A_n$ for $(Q)_n=1$, $(A) \rightarrow Y$	4-6
+60	Jump P (arithmetic)	Jump to Y if jump j condition satisfied	2-4
60/0	Remove Interrupt Lockout	Release master I/O interrupt lockout	2
60/1	Set Interrupt Lockout, Jump P	RI: same as above, jump to Y	2-4
61	Jump P (manual)	Jump to Y if j condition is satisfied	2-4
62	Jump P-Y-C ^t ACTIVE Input buffer	Jump to Y if I ^t input buffer active	4
63	Jump P-Y-C ^t ACTIVE OUTPUT buffer	Jump to Y if O ^t output buffer active	4
+64	Return Jump P (arithmetic)	j if j condition is satisfied, P → Y ₁ , Addressing mode → Y ₀ , jump to Y+1	4-6
+65	Return Jump P (manual)	Terminate input buffer on C ^t	2
66/0	TERMinate-C ^t INPUT	Terminate external function buffer on C ^t	2
66/1/0	Remove Interrupt Lockout-ALL	Release master I/O interrupt lockout	2
66/1/1	Set Interrupt Lockout-ALL	Set master I/O interrupt lockout	2
66/2/0	Remove Interrupt Lockout-External-ALL	Release all external channel interrupt lockouts	2
66/2/1	Set Interrupt Lockout-External-ALL	Set all external channel interrupt lockouts	2
66/3/0	Remove Interrupt Lockout-External-C ^t	Release external channel interrupt lockout on C ^t	2
66/3/1	Set Interrupt Lockout-External-C ^t	Set external channel interrupt lockout on C ^t	2
66/3/2	Note: Master Clear sets all external channel interrupt lockouts and releases master I/O interrupt lockout.		
67/0	TERMinate-C ^t OUTPUT	Terminate output buffer on C ^t	2
67/1	TERMinate-C ^t Command	Terminate external function buffer on C ^t	2
67/2	TERMinate-ALL	Terminate all buffers	2
*70	RePEAT	Execute N1 Y times	2-4
71	B SKIP-B	(B) ₁ ≠1, (B) ₂ =1 → B; and read N1; (B) ₁ =Y, skip N1 and clear B	4-6
72	B Jump-B	(B) ₁ ≠0, (B) ₁ =1 → B; and jump to Y; (B) ₁ =0, read N1	2-4
73	INPUT-C ^t (without monitor mode)	Initiate input buffer on C ^t ; (Y) → 00100... ¹	6 min.
74	OUTPUT-C ^t (without monitor mode)	Initiate output buffer on C ^t ; (Y) → 00120... ¹	6 min.
74/2	External-Command-MultiWord-C ^t (W)	Initiate EF buffer on C ^t ; (Y) → 00140... ¹	6 min.
75	INPUT-C ^t (with MONITOR mode)	Initiate input buffer on C ^t with monitor; (Y) → 00100... ¹ , monitor interrupt address is 00040... ¹	6 min.
76	OUTPUT-C ^t (with MONITOR mode)	Initiate output buffer on C ^t with monitor; (Y) → 00120... ¹ , monitor interrupt address is 00060... ¹	6 min.
76/2	External-Command-MultiWord-C ^t (W)(Y)-MONITOR	Initiate EF buffer on C ^t with monitor; monitor interrupt address is 00200... ¹ , (Y) → 00140... ¹	6 min.
7710	Enter Q With Y	Enter Q using address in U; (Y) → Q	2-4
7711	Enter A With Y	A using address in U; (Y) → A	2-4
7712	Enter B With Y	Enter B ^t using address in U; (Y) → B ^t	2-4
7713/2	Enter Control memory With Y	Load I/O extension registers C ₁ with (Y-(B) ₁) ₁₀ A Y _{5,4} =Inputs ₁₅ ; Y _{3,2} =Outputs ₁₅ ; Y _{1,0} =EF ₁₅	6 min.
7714	Store Q With Y	Store Q using address in U; (Q) → Y	2-4
7715	Store A With Y	Store A using address in U; (A) → Y	2-4
7716	Store B With Y	Store B ^t using address in U; (B ^t) → Y	2-4
7717/0	Store Control memory With Y-C ^t EF	Store EF BCW C ₁ at address 00005	6 min.
7717/1	Store Control memory With Y-C ^t EXTENS	Store I/O extension registers C ₂ at 00005	6 min.
7717/2	Store Control memory With Y-C ^t INPUT	Store Input BCW C ₃ at 00005	6 min.
7717/3	Store Control memory With Y-C ^t OUTPUT	Store Output BCW C ₄ at 00005	6 min.
7744	Test and Set Flag	(Y) ≠ 0, read N1; (Y)=0, skip N1; always set Y-1s	4-6
7750	Enter Absolute Page Register	Y ₅ → AFR	4
7754	Store Absolute Page Register	AFR → Y	2-4
7763	Load B and Jump	(P) → B ^t , jump to (Y)	4
7764	Direct Load B and Jump	(P) → B ^t , set direct addressing mode, jump to (Y)	4
7765	Page Load B and Jump	(P) → B ^t , set page addressing mode, jump to (Y)	4

Y—The operand designer modified by B^t
 λ Special j and k designators
 Y—The operand Y or Y^t
 † See Address Mode Selection k designators

N1—Next instruction
 BCW—Buffer Control Word
 AFR—Absolute page register
 min—minimum

UNIVAC 1830A COMPUTER MODIFIED

CODE (Octal) f	INSTRUCTION	DESCRIPTION	Time μsec.
01	Right Shift-A	Shift (Q) Right by Y	2-4-6
02	Right Shift-A	Shift (A) Right by Y	2-4-6
03	Right Shift-A-Q	Shift (AQ) Right by Y	2-4-6
04	COMpare-A-Q-AQ	Sense (i), A-A	4
05	Left Shift-A	Shift (Q) Left by Y	2-4-6
06	Left Shift-A	Shift (A) Left by Y	2-4-6
07	Left Shift-AQ	Shift (AQ) Left by Y	2-4-6
10	ENTer-Q	Y → Q	2-4
10/0	CLeAr-Q	Q → 0	2
11	ENTer-A	Y → A	2
10/0	CLeAr-A	Y → A	2
12	ENTer-B	Y → B	2
12/0	CLeAr-B	Y → B	2
12/0	CLeAr-B	O → B	2-4
12/0	NO-Operation	Enter B ^t with 0 (do nothing operation)	2-4
13/0	External-COMMAND-C ^t (W)(Y)-MONITOR	(Y) → C ^t ; Y → 140... ¹ , monitor interrupt	6 min.
13/1	External-COMMAND-C ^t (W)(Y)-FORCE	(Y) → C ^t ; Y → 140... ¹ , address is 500+ ¹	6 min.
13/2	External-COMMAND-C ^t (W)	Initiate external function Y → 140+ ¹	6 min.
13/3	External-COMMAND-C ^t (W)(Y)-FORCE	Force (Y) → C ^t ; Y → 140+ ¹	6 min.
144-0	STORe-Q	(Q) → Y	2-4
140	ComPlement-Q	(Q) → Y	2
15k-4	STORe-A	(A) → Y	2-4
15/4	ComPlement-A	(A) → A	2
15	STORe-B	(B) → Y	2-4
17/0	Jump P-Y-C ^t COMACTIVE	Jump to (Y) if external function buffer active on C ^t	4
17/1	Jump P-L(Y)-C ^t COMACTIVE	Jump to (Y) if external function buffer active on C ^t	4
17/2	STORe-C ^t (W)(Y)-FORCE	Input data word C ^t → Y, force IDA	6 min.
17/3	STORe-C ^t (W)	(00520... ¹) → Y	4-6
20	ADD-A	(A)+Y → A	2-4
21	SUBtract-A	(A)-Y → A	2-4
*22	MULTIply	(Q) Y → AQ	18
*23	DIVide	(AQ) Y → Q; R → A	32
*23/2	SQuare Root	√ Q → Q; residue → A	32
24	RePLace-A-Y	(A)+Y → Y & A	4-6
25	RePLace-A-Y	(A)-Y → Y & A	4-6
26	ADD-Q	(Q)+Y → Q	2-4
*27	SUBtract-Q	(Q)-Y → Q	2-4
31	ENTer-Y+Q	Y+Q → A	2-4
31	ENTer-Y-Q	Y-Q → A	2-4
32	STORe-A-Q	(A)+Q → A & Y	2-4
33	STORe-A-Q	(A)-Q → A & Y	2-4
34	RePLace-Y-Q	(Y)+Q → Y & A	4-6
35	RePLace-Y-Q	(Y)-Q → Y & A	4-6
36	RePLace-Y+1	(Y)+1 → Y & A	4-6
37	RePLace-Y-1	(Y)-1 → Y & A	4-6
*40	ENTer-LP	L(Y)Q → A	2-4
41	ADD-LP	(A)+L(Y)Q → A	2-4
42	SUBtract-LP	(A)-L(Y)Q → A	2-4
43	COMpare-MASK	(Y)(Q) → sense (i), A+L(Y)Q; (A)-(A)	4-6
44	RePLace-LP	(A)+L(Y)Q → Y & A	4-6
45	RePLace-A-LP	(A)-L(Y)Q → Y & A	4-6
46	STORe-LP	L(A)Q → Y	2-4
50	SELective-SET	Set A _n for Y _{n}=1}	2-4
51	SELective-ComPlement	Complement A _n for Y _{n}=1}	2-4
52	SELective-CLeAr	Clear A _n for Y _{n}=1}	2-4
53	SELective-SUBstitute	Y _{n} → A_n for Q_{n}=1}}	2-4

Y—The operand designer modified by B^t
 λ Special j and k designators

Y—The operand; Y or (Y)
 min—minimum
 LP or Lj—Logical Product

**JP & RJP
J-DESIGNATORS**

j	JP f60	RJP f64	JP f61	RJP f65
0	(No Jump)*			Uncond. Jump
1	Uncond. Jump*		KEY1	
2	QPOS		KEY2	
3	QNEG		KEY3	
4	AZERO		STOP	
5	ANOT zero		STOP5	
6	APOS		STOP6	
7	ANEG		STOP7	
↑	f62		f63	
0-17a	C _j ACTIVEIN		C _j ACTIVEOUT	

*f60 Bootstrap or Spec L/O set, clear L/O ;
Bootstrap or Spec L/O clear, clear I/O L/O
and set C_j EIE line after external interrupt.

NORMAL K-DESIGNATORS

k	READ		STORE		REPLACE		
	Code	Origin	Code	Dest.	Code	Origin	Dest.
0	'blank'	UL	Q	Q	—	—	—
1	L	ML	L	ML	L	ML	ML
2	U	MU	U	MU	U	MU	MU
3	W	M	W	M	W	M	M
4	X	XUL	A	A	—	—	—
5	LX	XML	CPL	Cpl ML	LX	XML	ML
6	UX	XMU	CPU	Cpl MU	UX	XMU	MU
7	A	A	CPW	Cpl M	—	—	—

***J-DESIGNATORS**

j	COM-A, Q, AQ f04	DIV f23	SQRT k7 f26	ADD-Q, SUB-Q f27	ENT-L, RPL-LP f44	RPT f70
0	no skip	no skip	no skip	no skip	no skip	(no mod) : Y of NE-Y
1	unconditional skip	SKIP	SKIP	SKIP	ADU	: Y of NE-Y-1
2	YLESS : Y-(Q)	NDOVer Flow	—	APOS	EVEN parity	BACK : Y of NE-Y-1
3	YMORE : Y-(Q)	Over Flow	—	ANEG	ODD parity	ADDB : Y of NE-Y+Bh
4	YIN : (Q)-Y and Y-(A)	AZERO	NOREM	AZERO	QZERO	R : Y of NE-Y+Bh
5	YOUT : (Q)-Y or Y-(A)	ANOT zero	REM	QNOT zero	ANOT zero	ADVR : Y of NE-Y-1+Bh
6	YLESS : Y-(A)	skip	—	QPOS	APOS	BACKR : Y of NE-Y-1+Bh
7	YMORE : Y-(A)	no skip	—	QNEG	ANEG	ADDBR : Y of NE-Y+Bh+Bh

↑ modifies Y address for the store operation by (Bh) if repeated instruction is replace class.
NE—Next execution.

**NORMAL
J-DESIGNATORS**

j	(Not applicable on * or ^)	Skip Code
0	no skip	
1	SKIP	
2	QPOS	
3	QNEG	
4	AZERO	
5	ANOT zero	
6	APOS	
7	ANEG	

**ADDRESS MODE SELECTION
IX-DESIGNATORS**

k	f-Code	Operand	Remarks
0	f64 & f65	Y=UL	CA → Yu, jump in CA
1	f64 & f65	Y=ML	CA → Yu, jump in CA
2	f64 & f65	Y=MU	CA → Yu, jump in CA
3	f60 & f61 f64 & f65	Y=M	Set addressing mode contained in (Y)1s and jump to (Y)1. See note 3 CA → Yu, jump in CA
4	f64 f65	Y=UL	Obtain instruction & operand in CA, set DA, P → Y _L , previous addressing mode → Yu, jump in DA. Obtain instruction & operand in CA, set PA, P → Y _L , previous addressing mode → Yu, jump in PA.
5	f64 f65	Y=ML	Obtain instruction & operand in CA, set DA, P → Y _L , previous addressing mode → Yu, jump in DA. Obtain instruction & operand in CA, set PA, P → Y _L , previous addressing mode → Yu, jump in PA.
6	f64 f65	Y=Mu	Obtain instruction & operand in CA, set DA, P → Y _L , previous addressing mode → Yu, jump in PA. Obtain instruction & operand in CA, set PA, P → Y _L , previous addressing mode → Yu, jump in PA.
7	f64 & f65	Y=A	CA → Yu, jump in CA

Note: (1) CA=Current Addressing mode (DA or PA)
(2) DA=Direct Addressing mode; PA=Page Addressing mode
(3) Bit 21s=mode definition bit; 0=DA, 1=PA

LEGEND

M—Memory word (30 bits)
ML—Lower half memory word


Mu—Upper half memory word
X—Sign bit extended

Cpl—Complement
Cj—Channel j


A—A register
Q—Q register

INSTRUCTION WORD FORMATS

FORMAT I




NON-I/O Instruction




I/O Instruction


FORMAT II



General Instruction**



Special Instruction



Direct Addressing Instruction**

*f=Format II Function Code

**Forced k=3

MEMORY ADDRESS ASSIGNMENT

OCIAL ADDRESS RANGE	USE
0000	Program Fault Interrupt Entrance Address
0001	Count-down Clock Interrupt Entrance Address
0002	Memory Protect Interrupt Entrance Address
0003	Input Power Failure Interrupt Entrance Address
0004	*Power On Entrance Address
0005	Read Control Memory Storage Address
0006-0017	Unassigned
0020-0037	External Interrupt Entrance Addresses
0040-0057	Input Monitor Interrupt Entrance Addresses
0060-0077	Output Monitor Interrupt Entrance Addresses
0100-0117	*Input Buffer Control Words
0120-0137	*Output Buffer Control Words
0140-0157	*External Function Buffer Control Words
0160	Real Time Clock
0161	Count-down Clock
0162-0177	Unassigned
0200-0217	ESI Input Buffer Termination Words
0220-0237	ESI Output Buffer Termination Words
0240-0257	ESI External Function Buffer Termination Words
0260-0477	Unassigned
0500-0517	External Function Buffer Monitor Interrupt Entrance Addresses
0520-0537	Interrupt Word Storage Addresses
0540-0577	Unassigned
0600-0617	Intercomputer Time-Out Entrance Address
0620 and over	Unassigned
4000-4077	NDRO Memory when enabled

*Located in I/O Control Memory when installed

9-70