



INSTRUCTION WORD FORMATS

FORMAT I




NON I/O Instructions




I/O Instruction


FORMAT II



General Instruction **



Special Instruction



Direct Addressing Instruction **

*f-Format II Function Code

**Forced k=3

MEMORY ADDRESS ASSIGNMENT

OCTAL ADDRESS RANGE	USE
00000	Program Fault Interrupt Entrance Address
00001	Count-down Clock Interrupt Entrance Address
00002	Memory Protect Interrupt Entrance Address
00003	Input Power Failure Interrupt Entrance Address
00004	Power On Entrance Address
00005-00017	Unassigned
00020-00037	External Interrupt Entrance Addresses
00040-00057	Input Monitor Interrupt Entrance Addresses
00060-00077	Output Monitor Interrupt Entrance Addresses
00100-00117	Input Buffer Control Words
00120-00137	Output Buffer Control Words
00140-00157	External Function Buffer Control Words
00160	Real Time Clock
00161	Count-down Clock
00162-00177	Unassigned
00200-00217	ESI Input Buffer Termination Words
00220-00237	ESI Output Buffer Termination Words
00240-00257	ESI External Function Buffer Termination Words
00260-00477	Unassigned
00500-00517	External Function Buffer Monitor Interrupt Entrance Addresses
00520-00537	Interrupt Word Storage Addresses
00540-00577	Unassigned
00600-00617	Intercomputer Time-Out Interrupt Entrance Address
00620 and over	Unassigned

UNIVAC Defense Systems Division

UNIVAC 1830A COMPUTER

CODE (Octal)	INSTRUCTION	DESCRIPTION	Time, sec.
01	Right Shift-Q	Shift (Q) Right by Y	2-6
02	Right Shift-A	Shift (A) Right by Y	2-6
03	Right Shift-AQ	Shift (AQ) Right by Y	2-6
*04	COMPARE-A-Q-AQ	Sense (i); A _n -A _n	2-4
05	Left Shift-Q	Shift (Q) Left by Y	2-6
06	Left Shift-A	Shift (A) Left by Y	2-6
07	Left Shift-AQ	Shift (AQ) Left by Y	2-6
10	ENTER-Q	Y → Q	2-4
10	CLEAR-Q	Y=0, Y → Q	2-4
11	ENTER-A	Y → A	2-4
11	CLEAR-A	Y=0, Y → A	2-4
12	ENTER-B*	Y → B	2-4
12	NO Operation	Enter B* with 0 (do nothing operation)	2-4
^13k0	External COMMAND-C*-W(Y)-MONITOR	(Y) → C _j (interrupt at 00140 + j)	4
^13k1	External COMMAND-C*-W(Y)-MONFORCE	Force (Y) → C _j (interrupt at 00140 + j)	4
^13k2	External COMMAND-C*-W(Y)	Initiate external function and read N1	4
^13k3	External COMMAND-C*-W(Y)-FORCE	Force (Y) → C _j	4
14k ≠ 0	STORE-Q	(Q) → Y	2-4
14k0	ComPLEMENT-Q	(Q) → Q	2-4
15k ≠ 4	STORE-A	(A) → Y	2-4
15k4	ComPLEMENT-A	(A) → A	2-4
16	STORE-B*	(B) → Y	2-4
^17k0	Jump-P-Y-C*-COMACTIVE	Jump to Y if external function buffer active on C _j	4-6
^17k1	Jump-P-L(Y)-C*-COMACTIVE	Jump to Y _i if external function buffer active on C _j	4-6
^17k2	STORE-C*-W(Y) FORCE	C _j → Y (abnormal test mode)	4-6
^17k3	STORE-C*-W(Y)	00520 + j → Y	4-6
20	ADD-A	(A) + Y → A	2-4
21	SUBTRACT-A	(A) - Y → A	2-4
22	MULTIPLY	(Q)Y → AQ	18
*23	DIVIDE	(AQ)/Y → Q; R → A _n	32
*23k7	Square Root-Q	√Q → Q; residue → A _n	32
24	REPLACE-A+Y	(A) + (Y) → Y & A	4-6
25	REPLACE-A-Y	(A) - (Y) → Y & A	4-6
*26	ADD-Q	(Q) + Y → Q	2-4
*27	SUBTRACT-Q	(Q) - Y → Q	2-4
30	ENTER-Y-Q	Y + (Q) → A	2-4
31	ENTER-Y-Q	Y - (Q) → A	2-4
32	STORE-A+Q	(A) + (Q) → A & Y	2-4
33	STORE-A-Q	(A) - (Q) → A & Y	2-4
34	REPLACE-Y+Q	(Y) + (Q) → Y & A	4-6
35	REPLACE-Y-Q	(Y) - (Q) → Y & A	4-6
36	REPLACE-Y+1	(Y) + 1 → Y & A	4-6
37	REPLACE-Y-1	(Y) - 1 → Y & A	4-6
*40	ENTER-LP	L(Y)(Q) → A	2-4
41	ADD-LP	(A) + L(Y)(Q) → A	2-4
42	SUBTRACT-LP	(A) - L(Y)(Q) → A	2-4
43	COMPARE-MASK	(A) - L(Y)(Q) sense (i); A + L(Y)(Q); (A) _n - (A) _n	2-4
*44	REPLACE-LP	L(Y)(Q) → Y & A	4-6
45	REPLACE-A+LP	(A) + L(Y)(Q) → Y & A	4-6
46	REPLACE-A-LP	(A) - L(Y)(Q) → Y & A	4-6

CODE (Octal)	INSTRUCTION	DESCRIPTION	Time µsec.
47	StOReLP	L (A) (Q) → Y	2-4
50	SElectiveSET	Set An for Yn-1	2-4
51	SElectiveComPlement	Complement An for Yn-1	2-4
51x4	ComPlementA	When Y is 7777, then (A) → A	2-4
52	SElectiveClear	Clear An for Yn-1	2-4
53	SElectiveSubstitute	Yn → An for Qn-1	2-4
54	ReplacE SElectiveSET	Set An for (Yn-1, (A) → Y	4-6
55	ReplacE SElectiveComPlement	Complement (An for (Yn-1, (A) → Y	4-6
56	ReplacE SElectiveClear	Clear An for (Yn-1, (A) → Y	4-6
57	ReplacE SElectiveSubstitute	(Yn → An for Qn-1, (A) → Y	4-6
*60	JumP (arithmetic)	Jump to Y if jump condition satisfied	2-4
60j	RemovE Interrupt Lockout	RIL	2-4
60j	RemovE Interrupt Lockout, JumP	RIL, jump to Y (see k-designators, Address Mode Selection)	2-4
61	JumP (manual)	Jump to Y if j condition is satisfied	2-4
62	JumP (if-C has ACTIVE INput buffer)	Jump to Y if Cj input buffer active	4-6
63	JumP (if-C has ACTIVE OUTput buffer)	Jump to Y if Cj output buffer active	4-6
*64	ReturN JumP (arithmetic)	Use j and RJP designators & k-designators, Address Mode Selection (see JP and RJP designators)	4-6
*65	ReturN JumP (manual)	Terminate input buffer on Cj	4-6
*6660	TERMinate-CvINPUT	Terminate external channels not locked out by SIL-EX (85642.3)	2
*6661	RemovE Interrupt Lockout-ALL	RIL for all internal and external channels	2
*6662	RemovE Interrupt Lockout-External-ALL	RIL for external interrupts on all channels	2
*6663	RemovE Interrupt Lockout-External-Cv	RIL for external interrupts on Cj	2
*6661b1	SEt Interrupt Lockout-ALL	Set external and internal lockout on all channels	2
*6662b1	SEt Interrupt Lockout-External-ALL	Set external interrupt lockout on all channels	2
*6663b1	SEt Interrupt Lockout-External-Cv	Set external interrupt lockout on Cj	2
*6760	TERMinate-CvOUTPUT	Terminate output buffer on Cj	2
*6761	TERMinate-CvCommand	Terminate external function buffer on Cj	2
*6762	TERMinate-ALL	Terminate ALL Buffers	2
*70	RePeAt	Execute NI Y times	2-4
71	B SKip-Bv	(B) → Y, skip NI and clear B; (B) ≠ Y, (B) + 1 → Bv and read NI	4-6
72	B JumP-Bv	(B) → 0, read NI; (B) ≠ 0, (B) - 1 → Bv and jump to Y	4
*73	INput-Cv (without monitor mode)	Buffer IN on Cj; (Y) → 00100+ j	4
*74	OUTput-Cv (without monitor mode)	Buffer OUT on Cj; (Y) → 00120+ j	4
*74k2	EXtERnal-COMMand-MultiWOrd-Cv-W(Y)	Buffer EX function; (Y) → 00140+ j	4
*75	INput-Cv (with MONITOR mode)	Buffer IN on Cj with monitor; (Y) → 00100+ j; monitor interrupt address is 00040+ j	4
*76	OUTput-Cv (with MONITOR mode)	Buffer OUT on Cj with monitor; (Y) → 00120+ j; monitor interrupt address is 00040+ j	4
*76k2	EXtERnal-COMMand-MultiWOrd-Cv-W(Y)-MONITOR	Buffer EX function on Cj; (Y) → 00140+ j; monitor interrupt address is 00040+ j	4
7711	EntEr-AJU-address**	Enter A using address in U; (Y) → A j Y-U ₁₆	2-4
7715	StORe-AJU-address**	Store (A) using address in U; (A) → Y j	2-4
7744	Test and Set flag**	(Y) ≠ 0, read NI; (Y) = 0, Set Y to 0 and skip NI	4-6
7750	EntEr-absolute page register**	Y → APRj	4
7754	StORe absolute page register**	APRj → Y	4
7763	Load-Bv and jump**	(P) → Bv; jump to (Y)	4
7764	Load-Bv, jump-set direct mode**	(P) → Bv; set direct mode, jump to (Y)	4
7765	Load-Bv, jump-set page mode**	(P) → Bv; set indirect mode, jump to (Y)	4

Y—The operand register modified by Bv

; Special and k designators

Y—The operand; Y or (Y)

NI—Next Instruction

**Machine language

APR—Absolute page register

JP & RJP

J-DESIGNATORS

	JP 160	RJP 164	JP 161	RJP 165
0	(No Jump)*	Uncond. Jump		
1	Uncond. Jump*	JUMP 1		
2	Q POS	JUMP 2		
3	Q NEG	JUMP 3		
4	A ZERO	STOP		
5	A NOT zero	STOP 5		
6	A POS	STOP 6		
7	A NEG	STOP 7		
j	162			
0-1j	Cv ACTIVE IN	Cv ACTIVE OUT		

*60 clears interrupt mode

NORMAL

k-DESIGNATORS

k	READ		STORE		REPLACE	
	Code	Origin	Code	Dest.	Code	Origin
0	'blank'	U ₁	Q	Q	—	—
1	L	M ₁	L	M ₁	L	M ₁
2	U	M ₂	U	M ₂	U	M ₂
3	W	M	W	M	W	M
4	X	XU ₁	A	A	—	—
5	LX	XM ₁	CPL	Cpl M ₁	LX	XM ₁
6	UX	XM ₂	CPU	Cpl M ₂	UX	XM ₂
7	A	CPW	Cpl M	—	—	—

J-DESIGNATORS

	COM-A, Q, AQ 163	DIV 123	ADD-Q, SUB-Q 126	ENT-L, RPL-LP 164	RPT 170	SQRT 123 k7
0	no skip	no skip	no skip	no skip	(no mod): Y of NE-Y	no skip
1	unconditional skip	SKIP	SKIP	SKIP	ADV : Y of NE-Y-1	SKIP
2	Y LESS : Y-(Q)	NO Over Flow	A POS	EVEN parity	BACK : Y of NE-Y-1	SEM
3	Y MORE : Y-(Q)	Over Flow	A NEG	ODD parity	ADD B : Y of NE-Y-Bv	NO REM
4	Y IN : (Q) > Y or Y-(A)	A ZERO	Q ZERO	A ZERO	Spl. inc. : Y of NE-Y-Bv	—
5	Y OUT : (Q) < Y or Y-(A)	A NOT zero	Q NOT zero	A NOT zero	ADVR : Y of NE-Y-Bv	—
6	Y LESS : Y-(A)	A POS	Q POS	A POS	BACK R : Y of NE-Y-Bv	—
7	Y MORE : Y-(A)	A NEG	Q NEG	A NEG	ADD B R : Y of NE-Y-Bv	—

Bv—Increment if NI is RPL class; increment Y address for the store portion of the replace.

NE—Next execution.

NORMAL

J-DESIGNATORS

	(Not applicable on 'or')
j	SKIP Code
0	no skip
1	SKIP
2	Q POS
3	Q NEG
4	A ZERO
5	A NOT zero
6	A POS
7	A NEG

ADDRESS MODE SELECTION

k-DESIGNATORS

k	f-Code	Operand	Remarks
0	164 & 165	Y-U ₁	jump in current mode to (Y)
1	164 & 165	Y-M ₁	jump in current mode to (Y) ₁
2	164 & 165	Y-M ₂	jump in current mode to (Y) ₂
3	160 & 161 164 & 165	Y-M	set mode contained in operand (Y) and jump to (Y)
4	164 165	Y-U ₁	Obtain instruction in current mode, set DA mode, store P & jump in DA mode to Y
5	164 165	Y-U ₁	Obtain instruction in current mode, set IA mode, store P & jump in IA mode to Y
6	164 165	Y-M ₁	Obtain instruction in current mode, set DA mode, store P & jump in DA mode to (Y) ₁
7	164 & 165	Y-A	Obtain instruction in current mode, set IA mode, store P & jump in IA mode to (Y) ₁
7	164 & 165	Y-A	jump in current mode to (A)

Note: (1) DA—Direct Addressing, IA—Indirect Addressing

(2) Bit 2₁₆—mode definition bit; 0—DA, 1—IA

LEGEND

M—Memory word (30 bits)

M₁—Lower half memory word

M₂—Upper half memory word

X—Sign bit extended

Cpl—Complement

A—A register

Q—Q register