

OCTAL FORMAT		HEXIDECIMAL FORMAT		CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
o	f	a	m	OP	a	m			
00	0	-	-	-	Diagnostic return	If diagnostic jump set R17 → μP	-	NC	-
00	3	a	m	03	a	m	BL a,y,m		0 0 X
01	0	a	m	04	a	m	LR a,m		0 0 X
01	1	a	m	05	a	m	LI a,m		0 0 X
01	2	a	m	06	a	m	LK a,y,m		0 0 X
01	3	a	m	07	a	m	L a,y,m		0 0 X
02	0	a	00	08	a	0	PR a		X X X
02	0	a	01	08	a	1	NR a		X 0 X
02	0	a	02	08	a	2	RR a		X X X
02	0	a	04	08	a	4	TCR a		X X X
02	0	a	05	08	a	5	TCDR a		X X X
02	0	a	06	08	a	6	OCR a		0 0 X
02	0	a	10	08	a	8	IROR a		X X X
02	0	a	11	08	a	9	DROR a		X X X
02	0	a	12	08	a	A	IRTR a		X X X
02	0	a	13	08	a	B	DRTR a		X X X
02	1	a	m	09	a	m	LDI a,m		0 0 X
02	3	a	m	0B	a	m	LD a,y,m		0 0 X
03	0	a	00	0C	a	0	ER a		0 0 X
03	0	a	01	0C	a	1	SSOR a		0 0 X
03	0	a	02	0C	a	2	SSTR a		0 0 X
03	0	a	03	0C	a	3	SCR a		0 0 X
03	0	a	04	0C	a	4	LPR a		- NC -
03	0	a	05	0C	a	5	LSOR a		- NA -
03	0	a	06	0C	a	6	LSTR a		- NC -
03	0	a	07	0C	a	7	LCR a		- NC -
03	0	00	10	0C	0	8	ECR		- NC -
03	0	00	11	0C	0	9	DCR		- NC -
03	0	a	12	0C	a	A	LEM a		- NC -
03	0	00	13	0C	0	B	DM		- NC -
03	0	a	14	0C	a	C	LCRD a		- NC -
03	0	a	15	0C	a	D	SCRD a		0 0 X
03	0	00	16	0C	0	E	ECIR		- NC -
03	0	00	17	0C	0	F	DCIR		- NC -
03	3	a	m	0F	a	m	LM a,y,m		- NC -
# 04	0	a	00	10	a	0	SQR a		0 X X
04	0	a	01	10	a	1	RVR a		0 0 X
04	0	a	02	10	a	2	CNT a		- NC -
04	0	a	03	10	a	3	SFR a		- NC -
04	3	a	m	13	a	m	BLX a,y,m		0 0 X
05	0	a	m	14	a	m	SBR a,m		0 0 X
05	1	a	m	15	a	m	LXI a,m		0 0 X
05	3	a	m	17	a	m	LX a,y,m		0 0 X
06	0	a	m	18	a	m	ZBR a,m		0 0 X
06	1	a	m	19	a	m	LDXI a,m		0 0 X
06	3	a	m	1B	a	m	LDX a,y,m		0 0 X
07	0	a	m	1C	a	m	CBR a,m		0 0 X
07	1	00	m	1D	0	m	LPI m		- NA -
07	3	00	m	1F	0	m	LP y,m		- NA -
10	0	a	m	20	a	m	LRSR a,m		0 0 X
10	2	a	m	22	a	m	LRS a,y,m		0 0 X
10	3	a	m	23	a	m	BS a,y,m		- NC -
11	0	a	m	24	a	m	ARSR a,m		0 0 X
11	1	a	m	25	a	m	SI a,m		- NC -
11	2	a	m	26	a	m	ARS a,y,m		0 0 X
11	3	a	m	27	a	m	S a,y,m		- NC -
12	0	a	m	28	a	m	LDRD a,m		0 0 X
12	1	a	m	29	a	m	SDI a,m		- NC -
12	2	a	m	2A	a	m	LRO a,y,m		0 0 X
12	3	a	m	2B	a	m	SD a,y,m		- NC -

Optional Math Pac Instructions ① Count = 31 for all zeros or all ones. ② if a ≠ m ③ a,m,y must be even
④ if a+1 ≠ m ⑤ cc set on Ra+1 only ⑥ if Class II interrupts enabled

OCTAL FORMAT	HEXIDECIMAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
13 0 a m	2C a m	ARD a,m	Algebraic Right Double shift	Shift (R_n, R_{n+1}) right (R_m)5,0 places, sign fill	0	0	X
13 2 a m	2E a m	ARD a,y,m	Algebraic Right Double shift	Shift (R_n, R_{n+1}) right Y_5 places, sign fill ^②	0	0	X
13 3 a m	2F a m	SM a,y,m	Store Multiple	($R_n \dots R_m$) $\rightarrow Y \dots Y+m-a$	-	NC	-
14 0 a m	30 a m	ALS a,m	Algebraic Left shift (Register)	Shift (R_n) left (R_m)5,0 places, zero fill	0	X	X
14 3 a m	32 a m	ALS a,y,m	Algebraic Left shift	Shift (R_n) left Y_5 places, zero fill	0	X	X
14 3 a m	33 a m	BSR a,m	Byte Store, index by 1	(R_n) $_2 \rightarrow Y_{16}$; (R_m) $_1 \rightarrow R_m$	-	NC	-
15 0 a m	34 a m	CLSR a,m	Circular Left shift (Register)	Shift (R_n) circularly left (R_m)5,0 places	0	0	X
15 1 a m	35 a m	SXI a,m	Store index by 1 (Indirect)	(R_n) $\rightarrow Y^*$; ($R_{m+1}) \rightarrow R_m$	-	NC	-
15 2 a m	36 a m	CLS a,y,m	Circular Left shift	Shift (R_n) circularly left Y_5 places	0	0	X
15 3 a m	37 a m	SX a,y,m	Store, index by 1	(R_n) $\rightarrow Y^*$; ($R_{m+1}) \rightarrow R_m$	-	NC	-
16 0 a m	38 a m	ALDR a,m	Algebraic Left Double shift (Register)	Shift (R_n, R_{n+1}) left (R_m)5,0 places, zero fill ^③	0	X	X
16 1 a m	39 a m	SDXI a,m	Store Double index by 2 (Indirect)	(R_n, R_{n+1}) $\rightarrow Y^*, Y^*+1$; ($R_{m+2}) \rightarrow R_{m+1}$	-	NC	-
16 2 a m	3A a m	ALD a,y,m	Algebraic Left Double shift	Shift (R_n, R_{n+1}) left Y_5 places, zero fill ^③	0	X	X
16 3 a m	3B a m	SDX a,y,m	Store Double, index by 2	(R_n, R_{n+1}) $\rightarrow (Y, Y+1)$; ($R_{m+2}) \rightarrow R_{m+1}$	-	NC	-
17 0 a m	3C a m	CLDR a,m	Circular Left Double shift (Register)	Shift (R_n, R_{n+1}) circularly left (R_m)5,0 places ^③	0	0	X
17 1 00 m	3D 0 m	SZI m	Store Zeros (Indirect)	0 $\rightarrow Y$	-	NC	-
17 2 a m	3E a m	CLD a,y,m	Circular Left Double shift	Shift (R_n, R_{n+1}) circularly left Y_5 places ^③	0	0	X
17 3 00 m	3F 0 m	SZ y,m	Store Zeros	0 $\rightarrow Y$	-	NC	-
20 0 a m	40 a m	SUR a,m	Subtract (Register)	(R_n) - (R_m) $\rightarrow R_n$	X	X	X
20 1 a m	41 a m	SUI a,m	Subtract (Indirect)	(R_n) - (Y^*) $\rightarrow R_n$	X	X	X
20 2 a m	42 a m	SUK a,y,m	Subtract (Constant)	(R_n) - $Y \rightarrow R_n$	X	X	X
20 3 a m	43 a m	SU a,y,m	Subtract	(R_n) - (Y) $\rightarrow R_n$	X	X	X
21 0 a m	44 a m	SUDR a,m	Subtract Double (Register)	(R_n, R_{n+1}) - (R_m, R_{m+1}) $\rightarrow R_n, R_{n+1}$	X	X	X
21 1 a m	45 a m	SUDI a,m	Subtract Double (Indirect)	(R_n, R_{n+1}) - (Y^*, Y^*+1) $\rightarrow R_n, R_{n+1}$	X	X	X
21 3 a m	47 a m	SUD a,y,m	Subtract Double	(R_n, R_{n+1}) - ($Y, Y+1$) $\rightarrow R_n, R_{n+1}$	X	X	X
22 0 a m	48 a m	AR a,m	Add (Register)	(R_n) + (R_m) $\rightarrow R_n$	X	X	X
22 1 a m	49 a m	AI a,m	Add (Indirect)	(R_n) + (Y^*) $\rightarrow R_n$	X	X	X
22 2 a m	4A a m	AK a,y,m	Add (Constant)	(R_n) + $Y \rightarrow R_n$	X	X	X
22 3 a m	4B a m	A a,y,m	Add	(R_n) + (Y) $\rightarrow R_n$	X	X	X
23 0 a m	4C a m	ADR a,m	Add Double (Register)	(R_n, R_{n+1}) + (R_m, R_{m+1}) $\rightarrow R_n, R_{n+1}$	X	X	X
23 1 a m	4D a m	ADI a,m	Add Double (Indirect)	(R_n, R_{n+1}) + (Y^*, Y^*+1) $\rightarrow R_n, R_{n+1}$	X	X	X
23 3 a m	4F a m	AD a,y,m	Add Double	(R_n, R_{n+1}) + ($Y, Y+1$) $\rightarrow R_n, R_{n+1}$	X	X	X
24 0 a m	50 a m	CR a,m	Compare (Register)	(R_n) - (R_m)	X	X	X
24 1 a m	51 a m	CI a,m	Compare (Indirect)	(R_n) - (Y^*)	X	X	X
24 2 a m	52 a m	CK a,y,m	Compare (Constant)	(R_n) - Y	X	X	X
24 3 a m	53 a m	C a,y,m	Compare	(R_n) - (Y)	X	X	X
25 0 a m	54 a m	CDR a,m	Compare Double (Register)	(R_n, R_{n+1}) - (R_m, R_{m+1}) ^③	X	X	X
25 1 a m	55 a m	CDI a,m	Compare Double (Indirect)	(R_n, R_{n+1}) - (Y^*, Y^*+1) ^③	X	X	X
25 3 a m	57 a m	CD a,y,m	Compare Double	(R_n, R_{n+1}) - ($Y, Y+1$) ^③	X	X	X
26 0 a m	58 a m	MR a,m	Multiply (Register)	($R_{n+1}) \cdot (R_m) \rightarrow R_n, R_{n+1}$ ^③	0	0	X
26 1 a m	59 a m	MI a,m	Multiply (Indirect)	($R_{n+1}) \cdot (Y^*) \rightarrow R_n, R_{n+1}$ ^③	0	0	X
26 2 a m	5A a m	MK a,y,m	Multiply (Constant)	($R_{n+1}) \cdot Y \rightarrow R_n, R_{n+1}$ ^③	0	0	X
26 3 a m	5B a m	M a,y,m	Multiply	($R_{n+1}) \cdot (Y) \rightarrow R_n, R_{n+1}$ ^③	0	0	X
27 0 a m	5C a m	DR a,m	Divide (Register)	($R_n, R_{n+1}) / (R_m) \rightarrow R_{n+1}$; remainder $\rightarrow R_n$ ^③	X	X	X
27 1 a m	5D a m	DI a,m	Divide (Indirect)	($R_n, R_{n+1}) / (Y^*) \rightarrow R_{n+1}$; remainder $\rightarrow R_n$	X	X	X
27 2 a m	5E a m	DK a,y,m	Divide (Constant)	($R_n, R_{n+1}) / Y \rightarrow R_{n+1}$; remainder $\rightarrow R_n$ ^③	X	X	X
27 3 a m	5F a m	D a,y,m	Divide	($R_n, R_{n+1}) / (Y) \rightarrow R_{n+1}$; remainder $\rightarrow R_n$ ^③	X	X	X
30 0 a m	60 a m	ANDR a,m	AND (Register)	(R_n) \wedge (R_m) $\rightarrow R_n$	0	0	X
30 1 a m	61 a m	ANDI a,m	AND (Indirect)	(R_n) \wedge (Y^*) $\rightarrow R_n$	0	0	X
30 2 a m	62 a m	ANDK a,y,m	AND (Constant)	(R_n) \wedge $Y \rightarrow R_n$	0	0	X
30 3 a m	63 a m	AND a,y,m	AND	(R_n) \wedge (Y) $\rightarrow R_n$	0	0	X
31 0 a m	64 a m	ORR a,m	OR (Register)	(R_n) \vee (R_m) $\rightarrow R_n$	0	0	X
31 1 a m	65 a m	OR I a,m	OR (Indirect)	(R_n) \vee (Y^*) $\rightarrow R_n$	0	0	X
31 2 a m	66 a m	ORK a,y,m	OR (Constant)	(R_n) \vee $Y \rightarrow R_n$	0	0	X
31 3 a m	67 a m	OR a,y,m	OR	(R_n) \vee (Y) $\rightarrow R_n$	0	0	X
32 0 a m	68 a m	XDRR a,m	Exclusive OR (Register)	(R_n) \oplus (R_m) $\rightarrow R_n$	0	0	X
32 1 a m	69 a m	XDR I a,m	Exclusive OR (Indirect)	(R_n) \oplus (Y^*) $\rightarrow R_n$	0	0	X
32 2 a m	6A a m	XDRK a,y,m	Exclusive OR (Constant)	(R_n) \oplus $Y \rightarrow R_n$	0	0	X
32 3 a m	6B a m	XDR a,y,m	Exclusive OR	(R_n) \oplus (Y) $\rightarrow R_n$	0	0	X
33 0 a m	6C a m	MSR a,m	Masked Substitute (Register)	If ($R_{n+1}) \neq 1$; (R_m) $_2 \rightarrow R_n$ ^③	0	0	X
33 1 a m	6D a m	MSI a,m	Masked Substitute (Indirect)	If ($R_{n+1}) \neq 1$; (Y^*) $_2 \rightarrow R_n$ ^③	0	0	X
33 2 a m	6E a m	MSK a,y,m	Masked Substitute (Constant)	If ($R_{n+1}) \neq 1$; $Y \rightarrow R_n$ ^③	0	0	X
33 3 a m	6F a m	MS a,y,m	Masked Substitute	If ($R_{n+1}) \neq 1$; (Y) $_2 \rightarrow R_n$ ^③	0	0	X
34 0 a m	70 a m	CMR a,m	Compare Masked (Register)	If (R_n) \wedge (R_{n+1}) - (R_m) \wedge (R_{m+1}) ^③	0	0	X

② If a \neq m ③ a,m,y must be even

OCTAL FORMAT	HEXIDECIMAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
34 1 a m	71 a m	CM I a,m	Compare Masked (Indirect)	If (R_n) \wedge (R_{n+1}) - (Y^*) \wedge (R_{m+1}) ^③	0	0	X
34 2 a m	72 a m	CMK a,y,m	Compare Masked (Constant)	If (R_n) \wedge (R_{n+1}) - ($Y \wedge$ (R_{m+1}) ^③	0	0	X
34 3 a m	73 a m	CM a,y,m	Compare Masked	If (R_n) \wedge (R_{n+1}) - ($Y \wedge$ (R_{m+1}) ^③	0	0	X
35 0 00 74	0 0	IOCR	Input/Output Command	Execute (0140); 0 \rightarrow 0140,15,14	-	NC	-
35 1 00 75	0 0	BF I m	Branch Fetch (Indirect)	(Y^*) - CC; 1 $\rightarrow Y^*$,15,14	0	0	X
35 2 00 76	0 0	REX y,m	Remote Execute	Execute (Y); (P) + 2 $\rightarrow P$	0	NA	-
35 3 00 77	0 0	BF y,m	Branch Fetch	(Y) - CC; 1 $\rightarrow Y$,15,14	0	0	X
#37 0 a m	7C a 0	See page 6	Trig & Hyperbolic		-	NC	-
#37 0 a 010	7C a 8	FC a,y	Floating Point Compare	(R_n, R_{n+1}) - ($Y, Y+1$) ② ③	0	0	X
#37 0 a 011	7C a 9	FXC a	Fixed to Floating Point Conversion	Form normalized Floating Point number in R_n, R_{n+1} from the binary exponent in R_2 and integer mantissa in R_3 's complement	X	X	X
#37 0 a 012	7C a A	FLC a	Floating Point to Fixed Conversion	Unpack Floating Point number in R_n, R_{n+1} into binary exponent in R_2 and integer mantissa into R_3	0	0	X
#37 0 a 013	7C a B	NF a	Floating Point Normalize	Normalize the Floating Point number in R_n and R_{n+1}	X	X	X
#37 0 a 016	7C a E	QAL a,y	Algebraic Left Quadruple Shift	Shift ($R_n, R_{n+1}, R_{n+2}, R_{n+3}$) left Y_5 places, zero fill	⑦	0	X
#37 0 a 017	7C a F	QAR a,y	Algebraic Right Quadruple Shift	Shift ($R_n, R_{n+1}, R_{n+2}, R_{n+3}$) right Y_5 places, sign fill	⑦	0	0
40 0 00 m	80 0 m	JER m	Jump Equal	If CC indicates = or 0; (R_m) $\rightarrow P$	-	NC	-
40 0 01 m	80 1 m	JNER m	Jump Not Equal	If CC indicates \neq or not 0; (R_m) $\rightarrow P$	-	NC	-
40 0 02 m	80 2 m	JGER m	Jump Greater or Equal	If CC indicates \geq or +; (R_m) $\rightarrow P$	-	NC	-
40 0 03 m	80 3 m	JLSR m	Jump Less	If CC indicates $<$ or -; (R_m) $\rightarrow P$	-	NC	-
40 0 04 m	80 4 m	JOR m	Jump Overflow	If overflow set; (R_m) $\rightarrow P$	-	NC	-
40 0 05 m	80 5 m	JCR m	Jump Carry	If carry set; (R_m) $\rightarrow P$	-	NC	-
40 0 06 m	80 6 m	JPTR m	Jump Power out of Tolerance	If power out of tolerance; (R_m) $\rightarrow P$	-	NC	-
40 0 07 m	80 7 m	JBR m	Jump Bootstrap 2 selected	If bootstrap 2 selected; (R_m) $\rightarrow P$	-	NC	-
40 0 10 m	80 8 m	JR m	Jump	(R_m) $\rightarrow P$	-	NC	-
40 0 11 m	80 9 m	JSR m	Jump after Stop	Stop; (R_m) $\rightarrow P$	-	NC	-
40 0 12 m	80 A m	JKSR 1,m	Jump. If Key set-Stop, then jump (Register)	If key 1 set, stop; (R_m) $\rightarrow P$	-	NC	-
40 0 13 m	80 B m	JKSR 2,m	Jump. If Key set-Stop, then jump (Register)	If key 2 set, stop; (R_m) $\rightarrow P$	-	NC	-
40 1 0 81	0 81	D LJ xD	Local Jump	(P) + D $\rightarrow P$	-	NC	-
40 2 00 m	82 0 m	JE y,m	Jump Equal	If CC indicates = or 0; $Y \rightarrow P$	-	NC	-
40 2 01 m	82 1 m	JNE y,m	Jump Not Equal	If CC indicates \neq or not 0; $Y \rightarrow P$	-	NC	-
40 2 02 m	82 2 m	JGE y,m	Jump Greater than or Equal	If CC indicates \geq or +; $Y \rightarrow P$	-	NC	-
40 2 03 m	82 3 m	JLS y,m	Jump Less	If CC indicates $<$ or -; $Y \rightarrow P$	-	NC	-
40 2 04 m	82 4 m	JO y,m	Jump on Overflow	If overflow set; $Y \rightarrow P$	-	NC	-
40 2 05 m	82 5 m	JC y,m	Jump on Carry	If carry set; $Y \rightarrow P$	-	NC	-
40 2 06 m	82 6 m	JPT y,m	Jump if Power out of Tolerance	If power out of tolerance; $Y \rightarrow P$	-	NC	-
40 2 07 m	82 7 m	JB y,m	Jump if Bootstrap 2 selected	If bootstrap 2 selected; $Y \rightarrow P$	-	NC	-
40 2 10 m	82 8 m	Jy,m	Jump	$Y \rightarrow P$	-	NC	-
40 2 11 m	82 9 m	JS y,m	Jump after Stop	Stop; $Y \rightarrow P$	-	NC	-
40 2 12 m	82 A m	JKS 1,y,m	Jump. If Key set-Stop, then jump	If key 1 set, stop; $Y \rightarrow P$	-	NC	-
40 2 13 m	82 B m	JKS 2,y,m	Jump. If Key set-Stop, then jump	If key 2 set, stop; $Y \rightarrow P$	-	NC	-
40 3 00 m	83 0 m	JE y,m	Jump Equal	If CC indicates = or 0; (Y) $\rightarrow P$	-	NC	-
40 3 01 m	83 1 m	JNE y,m	Jump Not Equal	If CC indicates \neq or not 0; (Y) $\rightarrow P$	-	NC	-
40 3 02 m	83 2 m	JGE y,m	Jump Greater or Equal	If CC indicates \geq or +; (Y) $\rightarrow P$	-	NC	-
40 3 03 m	83 3 m	JLS y,m	Jump Less	If CC indicates $<$ or -; (Y) $\rightarrow P$	-	NC	-
40 3 04 m	83 4 m	JO y,m	Jump on Overflow	If overflow set; (Y) $\rightarrow P$	-	NC	-
40 3 05 m	83 5 m	JC y,m	Jump on Carry	If carry set; (Y) $\rightarrow P$	-	NC	-
40 3 06 m	83 6 m	JPT y,m	Jump if Power out of Tolerance	If power out of tolerance; (Y) $\rightarrow P$	-	NC	-
40 3 07 m	83 7 m	JB y,m	Jump if Bootstrap 2 selected	If bootstrap 2 selected; (Y) $\rightarrow P$	-	NC	-
40 3 10 m	83 8 m	Jy,m	Jump	(Y) $\rightarrow P$	-	NC	-
40 3 11 m	83 9 m	JS y,m	Jump After Stop	Stop; (Y) $\rightarrow P$	-	NC	-
40 3 12 m	83 A m	JKS 1,y,m	Jump. If Key set-Stop, then jump	If key 1 set, stop; (Y) $\rightarrow P$	-	NC	-
40 3 13 m	83 B m	JKS 2,y,m	Jump. If Key set-Stop, then jump	If key 2 set, stop; (Y) $\rightarrow P$	-	NC	-
41 0 a m	84 a m	XJR a,m	Index Jump Register	If (R_n) \neq 0; (R_n) - 1 $\rightarrow R_n, (R_{m+1}) \rightarrow P$	-	NC	-
41 1 a m	85 d	LJI xD	Local Jump (Indirect)	(P) + D $\rightarrow P$	-	NC	-
41 2 a m	86 a m	XJ a,y,m	Index Jump	If (R_n) \neq 0; (R_n) - 1 $\rightarrow R_n, Y \rightarrow P$			

OCTAL FORMAT	HEXIDECIMAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	C OV CC
42 0 a m	98 a m	JLRR a,m	Jump, Link Register (Register)	(P) + 1 → R ₀ ; (R ₀) → P	- NC -
42 2 a m	8A a m	JLR a,y,m	Jump, Link Register	(P) + 2 → R ₀ ; Y → P	- NC -
42 3 a m	8B a m	JLR a,y,m	Jump, Link Register	(P) + 2 → R ₀ ; Y → P	- NC -
43 1 d	8E d	LJLM xD	Local Jump, Link Memory	(P) + 1 → (Y); (P) + D → P	- NC -
43 2 00 m	80 0 m	JLM y,m	Jump, Link Memory	(P) + 2 → Y; Y + 1 → P	- NC -
43 3 00 m	8F 0 m	JLM y,m	Jump, Link Memory	(P) + 2 → (Y); (Y) + 1 → P	- NC -
44 0 a m	90 a m	JZR a,m	Jump Zero (Register)	If (R ₀) = 0; (R ₀) → P	- NC -
44 1 d	91 d	LJE xD	Local Jump Equal	If CC indicates = or 0; (P) + D → P	- NC -
44 2 a m	92 a m	JZ a,y,m	Jump Zero	If (R ₀) = 0; Y → P	- NC -
44 3 a m	93 a m	JZ a,y,m	Jump Zero	If (R ₀) = 0; (Y) → P	- NC -
45 0 a m	94 a m	JNZR a,m	Jump Not Zero (Register)	If (R ₀) ≠ 0; (R ₀) → P	- NC -
45 1 d	95 d	LJNE xD	Local Jump Not Equal	If CC indicates ≠ or not 0; (P) + D → P	- NC -
45 2 a m	96 a m	JNZ a,y,m	Jump Not Zero	If (R ₀) ≠ 0; Y → P	- NC -
45 3 a m	97 a m	JNZ a,y,m	Jump Not Zero	If (R ₀) ≠ 0; (Y) → P	- NC -
46 0 a m	98 a m	JPR a,m	Jump Positive (Register)	If (R ₀) > 0; (R ₀) → P	- NC -
46 1 d	99 d	LJGE xD	Local Jump Greater or Equal	If CC indicates ≥ or +; (P) + D → P	- NC -
46 2 a m	9A a m	JP a,y,m	Jump Positive	If (R ₀) > 0; Y → P	- NC -
46 3 a m	9B a m	JP a,y,m	Jump Positive	If (R ₀) > 0; (Y) → P	- NC -
47 0 a m	9C a m	JNR a,m	Jump Negative (Register)	If (R ₀) < 0; (R ₀) → P	- NC -
47 1 d	9D d	LJLS xD	Local Jump Less	If CC indicates < or -; (P) + D → P	- NC -
47 2 a m	9E a m	JN a,y,m	Jump Negative	If (R ₀) < 0; Y → P	- NC -
47 3 a m	9F a m	JN a,y,m	Jump Negative	If (R ₀) < 0; (Y) → P	- NC -
# 50 0 a m	A0 a m	FSUR a,m	Floating point subtract (Register)	(R ₀ , R ₀₊₁) - (R _m , R _{m+1}) → R ₀ , R ₀₊₁ ; Res. → R ₀₊₂ , R ₀₊₃	X X X
# 50 1 a m	A1 a m	FSUI a,m	Floating point Subtract (Indirect)	(R ₀ , R ₀₊₁) - (Y*, Y*+1) → R ₀ , R ₀₊₁ ; Res. → R ₀₊₂ , R ₀₊₃	X X X
# 50 3 a m	A3 a m	FSU a,y,m	Floating point Subtract	(R ₀ , R ₀₊₁) - (Y, Y+1) → R ₀ , R ₀₊₁ ; Res. → R ₀₊₂ , R ₀₊₃	X X X
# 51 0 a m	A4 a m	FAR a,m	Floating point Add (Register)	(R ₀ , R ₀₊₁) + (R _m , R _{m+1}) → R ₀ , R ₀₊₁ ; Res. → R ₀₊₂ , R ₀₊₃	X X X
# 51 1 a m	A5 a m	FAI a,m	Floating point Add (Indirect)	(R ₀ , R ₀₊₁) + (Y*, Y*+1) → R ₀ , R ₀₊₁ ; Res. → R ₀₊₂ , R ₀₊₃	X X X
# 51 3 a m	A7 a m	FA a,y,m	Floating point Add	(R ₀ , R ₀₊₁) + (Y, Y+1) → R ₀ , R ₀₊₁ ; Res. → R ₀₊₂ , R ₀₊₃	X X X
# 52 0 a m	A8 a m	FMR a,m	Floating point Multiply (Register)	(R ₀ , R ₀₊₁) * (R _m , R _{m+1}) → R ₀ , R ₀₊₁ ; Res. → R ₀₊₂ , R ₀₊₃	X X X
# 52 1 a m	A9 a m	FMI a,m	Floating point Multiply (Indirect)	(R ₀ , R ₀₊₁) * (Y*, Y*+1) → R ₀ , R ₀₊₁ ; Res. → R ₀₊₂ , R ₀₊₃	X X X
# 52 3 a m	AB a m	FM a,y,m	Floating point Multiply	(R ₀ , R ₀₊₁) * (Y, Y+1) → R ₀ , R ₀₊₁ ; Res. → R ₀₊₂ , R ₀₊₃	X X X
# 53 0 a m	AC a m	FDR a,m	Floating point Divide (Register)	(R ₀ , R ₀₊₁) / (R _m , R _{m+1}) → R ₀ , R ₀₊₁ ; Rem. → R ₀₊₂ , R ₀₊₃	X X X
# 53 1 a m	AD a m	FDI a,m	Floating point Divide (Indirect)	(R ₀ , R ₀₊₁) / (Y*, Y*+1) → R ₀ , R ₀₊₁ ; Rem. → R ₀₊₂ , R ₀₊₃	X X X
# 53 3 a m	AF a m	FD a,y,m	Floating point Divide	(R ₀ , R ₀₊₁) / (Y, Y+1) → R ₀ , R ₀₊₁ ; Rem. → R ₀₊₂ , R ₀₊₃	X X X
* 54 0 a m	80 a m	LARR a,m	Load Address Register (Register)	(R _m) → AR _r SEE LEGEND	- NC -
* 54 1 a m	B1 a m	LARI a,m	Load Address Register (Indirect)	(Y*) → AR _r	- NC -
* 54 3 a m	B3 a m	LARM a,y,m	Load Address Register Multiple	(Y, ..., Y + u) → AR _r , ..., AR _{r+u}	- NC -
* 55 0 a m	B4 a m	SARR a,m	Store Address Register (Register)	(AR _r) → R _m	- NC -
* 55 1 a m	B5 a m	SARI a,m	Store Address Register (Indirect)	(AR _r) → Y*	- NC -
* 55 3 a m	B7 a m	SARM a,y,m	Store Address Register Multiple	(AR _r , ..., AR _{r+u}) → Y, ..., Y + u	- NC -
# 56 0 a m	B8 a m	MDR a,m	Multiply Double (Register)	(R ₀ , R ₀₊₁) * (R _m , R _{m+1}) → R ₀ , R ₀₊₁ ; R ₀₊₂ , R ₀₊₃ ③	0 0 X
# 56 1 a m	B9 a m	MDI a,m	Multiply Double (Indirect)	(R ₀ , R ₀₊₁) * (Y*, Y*+1) → R ₀ , R ₀₊₁ ; R ₀₊₂ , R ₀₊₃ ③	0 0 X
# 56 3 a m	BB a m	MD a,y,m	Multiply Double	(R ₀ , R ₀₊₁) * (Y, Y+1) → R ₀ , R ₀₊₁ ; R ₀₊₂ , R ₀₊₃ ③	0 0 X
# 57 0 a m	BC a m	DDR a,m	Divide Double (Register)	(R ₀ , R ₀₊₁ , R ₀₊₂ , R ₀₊₃) / (R _m , R _{m+1}) → R ₀ , R ₀₊₁ ; R ₀₊₂ , R ₀₊₃ ③	0 0 X
# 57 1 a m	BD a m	DDI a,m	Divide Double (Indirect)	(R ₀ , R ₀₊₁ , R ₀₊₂ , R ₀₊₃) / (Y*, Y*+1) → R ₀ , R ₀₊₁ ; R ₀₊₂ , R ₀₊₃ ③	0 0 X
# 57 3 a m	BF a m	DD a,y,m	Divide Double	(R ₀ , R ₀₊₁ , R ₀₊₂ , R ₀₊₃) / (Y, Y+1) → R ₀ , R ₀₊₁ ; R ₀₊₂ , R ₀₊₃ ③	0 0 X
60 0 a m	C0 a m	LLRS a,m	Literal Algebraic Right Shift	Shift (R ₀) right m places, zero fill	0 0 X
60 1 a m	C1 a m	LARS a,m	Literal Algebraic Right Shift	Shift (R ₀) right m places, sign fill	0 0 X
60 2 a m	C2 a m	LLRD a,m	Literal Algebraic Right Double shift	Shift (R ₀ , R ₀₊₁) right m places, zero fill ③	0 0 X

Optional Math Pac Instructions ③ a,m,y must be even *See Expanded Memory Legend

OCTAL FORMAT	HEXIDECIMAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	C OV CC
60 3 a m	C3 a m	LARD a,m	Literal Algebraic Right Double shift	Shift (R ₀ , R ₀₊₁) right m places, sign fill ③	0 0 X
61 0 a m	C4 a m	LALS a,m	Literal Algebraic Left Shift	Shift (R ₀) left m places, zero fill	0 0 X
61 1 a m	C5 a m	LCLS a,m	Literal Algebraic Left Shift	Shift (R ₀) left circular m places	0 0 X
61 2 a m	C6 a m	LALD a,m	Literal Algebraic Left Double shift	Shift (R ₀ , R ₀₊₁) left m places, zero fill ③	0 0 X
61 3 a m	C7 a m	LCLD a,m	Literal Algebraic Left Double shift	Shift (R ₀ , R ₀₊₁) left circular m places ③	0 0 X
62 0 a m	C8 a m	LSU a,m	Literal Subtract	(R ₀) - m → R ₀	X X X
62 1 a m	C9 a m	LSUD a,m	Literal Subtract Double	(R ₀ , R ₀₊₁) - m → R ₀ , R ₀₊₁ ③	X X X
62 2 a m	CA a m	LA a,m	Literal Add	(R ₀) + m → R ₀	X X X
62 3 a m	CB a m	LAD a,m	Literal Add Double	(R ₀ , R ₀₊₁) + m → R ₀ , R ₀₊₁ ③	X X X
63 0 a m	CC a m	LL a,m	Literal Load	m → R ₀	0 0 X
63 1 a m	CD a m	LC a,m	Literal Compare	(R ₀) : m	X X X
63 2 a m	CE a m	LMU a,m	Literal Multiply	(R ₀₊₁) * m → R ₀ , R ₀₊₁ ③	0 0 X
63 3 a m	CF a m	LDIV a,m	Literal Divide	(R ₀ , R ₀₊₁) / m → R ₀₊₁ , ③ remainder → R ₀	0 0 X
64 3 a m	D3 a m	BSU a,y,m	Byte Subtract	(R ₀) - (Y) byte → R ₀	X X X
65 3 a m	D7 a m	BA a,y,m	Byte Add	(R ₀) + (Y) byte → R ₀	X X X
66 3 a m	D8 a m	BC a,y,m	Byte Compare	(R ₀) : (Y) byte	X X X
67 0 a m	DC a m	UM1 a,m	User Macro - CP	Reserved for User Macro	-NA-
67 1 a m	DD a m	UMI a,m	User Macro - CP	Reserved for User Macro	-NA-
67 2 a m	DE a m	UMK a,y,m	User Macro - CP	Reserved for User Macro	-NA-
67 3 a m	DF a m	BCX a,y,m	Byte Compare and Index By 1	(R ₀) : (Y) byte; (R _m) + 1 → R _m	X X X
COMMAND/CHAIN INSTRUCTION					
70 0 00 00	E0 0 0	ACR 0	Channel Control	Master clear all channels	
70 0 00 04	E0 0 4	ACR 4	Channel Control	Enable external interrupts, all channels	
70 0 00 05	E0 0 5	ACR 5	Channel Control	Disable external interrupts, all channels	
70 0 00 06	E0 0 6	ACR 6	Channel Control	Enable Class III, Priority 2, 3, 4 interrupts	
70 0 00 07	E0 0 7	ACR 7	Channel Control	Disable Class III, Priority 2, 3, 4 interrupts	
70 0 0 a 10	E0 a 8	CCR a,10	Channel Control	Master clear chan. a	
70 0 0 a 14	E0 a C	CCR a,14	Channel Control	Enable chan. a external interrupts	
70 0 0 a 15	E0 a D	CCR a,15	Channel Control	Disable chan. a external interrupts	
70 0 0 a 16	E0 a E	CCR a,16	Channel Control	Enable chan. a Class III, Priority 2, 3, 4 interrupts	
70 0 0 a 17	E0 a F	CCR a,17	Channel Control	Disable chan. a Class III, Priority 2, 3, 4 interrupts	
72 0 a m			User Macro - I/O	Reserved for User Macro	
72 1 a m			User Macro - I/O	Reserved for User Macro	
71 2 a 02	E6 a 2	ICK a,y	Initiate Input Chain	Y → Channel a Chain Pointer; initiate input chain	
71 2 a 06	E6 a 6	OCK a,y	Initiate Output Chain	Y → Channel a Chain Pointer; initiate output chain	
71 3 a m	E7 a m	WIM a,y,m	Write Control Memory	(Y) → Chan. a CM _n } See I/O Memory	
72 3 a m	E8 a m	RIM a,y,m	Read Control Memory	Chan. a (CM _n) → Y } CTL MEM Page 9	
76 0 a m	F8 a m	SICR a,m	Serial Interface Control	Set or clear chan. a I/O discrete function	
76 3 a 00	F8 a m	SST a,y	Store Serial Status	Channel a Serial Status bits → Y per Page 10	
CHAIN INSTRUCTION					
70 3 00 00	E3 0 0	IO 0,y	Input Data	(Y, Y+1) → BTC, BAP; initiate transfer	
70 3 01 00	E3 1 0	IO 1,y	Output Data	(Y, Y+1) → BTC, BAP; initiate transfer	
70 3 02 00	E3 2 0	IO 2,y	External Function	(Y, Y+1) → BTC, BAP; initiate transfer	
70 3 03 00	E3 3 0	IO 3,y	Force External Function	(Y, Y+1) → BTC, BAP; initiate transfer	
71 2 00 m	E6 0 m	LCMK m,y	Load Control Memory	Y → CM _m (See I/O Memory) } initiate input chain, m = 2 } initiate output chain, m = 6	
71 3 00 m	E7 0 m	LCM m,y	Load Control Memory	(Y) → CM _m (See I/O Memory)	
72 3 00 m	E8 0 m	SCM m,y	Store Control Memory	CM _m → Y (See I/O Memory)	
73 0 00 00	EC 0 0	HCR	Halt Chain	Halt chaining	
73 0 01 00	EC 1 0	IPR	Interrupt Processor	Generate chain interrupt	
73 3 00 00	EF 0 0	ZF y	Zero Flag	0 → Y, 15, 14	
73 3 01 00	EF 1 0	SF y	Set Flag	1 → Y, 15, 14	
74 2 00 00	F2 0 0	SJMC 0,y	Serial Jump on Met Condition	Unconditional Y → CAP	
74 2 01 00	F2 1 0	SJMC 1,y	Serial Jump on Met Condition	If suppress flag not set, Y → CAP	
74 2 02 00	F2 2 0	SJMC 2,y	Serial Jump on Met Condition	If monitor flag not set, Y → CAP	
75 0 00 m	F4 0 m	SFSC m	Search For Sync	Perform function(s) assigned to m-bits per Page 10	
76 0 00 m	F8 0 m	CSIR m	Serial Interface Control	Set or clear discrete function per Page 10	
76 3 00 00	F8 0 m	CSST y	Store Serial Status	Serial Status bits → Y; See Page 10	

③ a,m,y must be even

TRIGONOMETRIC AND HYPERBOLIC FUNCTIONS (Operation Code 37)


x, y Cartesian coordinates. Radix point assumed to be the same
 θ Angle of rotation Trigonometric mode (BAMS) Bit 15 = 180°
 K Angle of rotation Hyperbolic mode Radix point assumed between bits 15 and 14
 0.466728
 1.152178
 Note: 0 results are ±1 LSB

CODING FORMAT	FUNCTION	INPUT PARAMETERS		OUTPUT RESULTS	
		R ₀	R ₀₊₁	R ₀	R ₀₊₁
37 0 a 00	Trigonometric vector	y	x	0	0
37 0 a 01	Trigonometric rotate	y	x	0	0
37 0 a 02	Trig. vector with prescale	y	x	0	0
37 0 a 03	Trig. rotate with prescale	y	x	0	0
37 0 a 04	Hyperbolic vector	y	x	0	0
37 0 a 05	Hyperbolic rotate	y	x	0	0
37 0 a 06	Hyp. vector with postscale	y	x	0	0
37 0 a 07	Hyp. rotate with postscale	y	x	0	0
37 0 a 01	Sin θ; Cos θ			0.466728	
37 0 a 03	Sin θ; Cos θ			0	0
37 0 a 01	Polar to Cartesian without prescale		R	R	R cos θ
37 0 a 03	Polar to Cartesian with prescale		R	R	R cos θ
37 0 a 06	Log _e x	x-1	x+1	0	2√x
37 0 a 07	Exponential			1	x = e ^y

Optional Math Pac Instructions



INSTRUCTION WORD FORMAT



DEFINITION OF FIELDS

- 0 Operation (Function) Code
- f Format Designator
 - 00 ⇒ Format RR, Register to Register or RL-1 Format
 - 01 ⇒ Format RI, Register Indirect Memory or RL-2 Format
 - 10 ⇒ Format RK, Register-Literal Constant or RL-3 Format
 - 11 ⇒ Format RX, Register-Indexed Address, Constant or RL-4 Format
- a General Register or Subfunction Designator
- m General Register or Subfunction Designator
- 4-bit Unsigned Literal Constant in RL Format
- D Signed Deviation Value (Two's Complement)
- y Address or Arithmetic Constant


LEGEND

- B Byte pointer, 0 → Upper, 1 → Lower
- C Carry
- CC Condition Code
- OV Overflow
- IW Indirect Word
- J Designator Field in IW
- x General Register Designator in IW1
- y Contents of Second Instruction Word or IW2
- Y Effective Operand Address or Constant
- Y* Effective Operand Address in R_m
- TM I/O Transfer Mode
 - 00 - Abort Input Transfer
 - 01 - 8-bit Byte Transfer
 - 10 - 16-bit Word Transfer
 - 11 - 32-bit Dual Word Transfer
- BTC Buffer Transfer Count
- BAP Buffer Address Pointer
- CM Control Memory Word
- CAP Chain Address Pointer
- RTC Real-Time Clock
- () Contents of register or address
- r (R_a) 5-0
- u (R_a) 13-8
- ' 2's Complement
- For U1600EM
- r (R_a) 7-0
- u (R_a) 15-8
- : Compare


SR 1 Bits 5-4

- | | | |
|----|------|-------|
| 00 | Page | Set 0 |
| 01 | Page | Set 1 |
| 10 | Page | Set 2 |
| 11 | Page | Set 3 |


OR	XOR	AND
V 0 1	X 0 1	A 0 1
0 0 1	0 0 1	0 0 0
1 1 1	1 1 0	1 0 1



STATUS REGISTER NO. 1 FORMAT




STATUS REGISTER NO. 2 FORMAT



INDIRECT ADDRESSING



OCTAL J-VALUE	OPERAND/IW1, LOCATION
0	WORD AT Y = (IW2)
1	BYTE AT UPPER HALF OF Y = (IW2)
1	WORD AT Y = (IW2) + (R _x)
2	BYTE AT Y = (IW2) + (R _x) * 2
2	WORD AT Y = (IW2) + (R _m)
3	BYTE AT Y = (IW2) + (R _m) * 2
3	WORD AT Y = (IW2) + (R _m + 1)
4	BYTE AT Y = (IW2) + (R _m + 1) * 2
4	NEXT IW 1 AT ADDRESS Y = (IW2)
5	NEXT IW 1 AT ADDRESS Y = (IW2) + (R _x)
6	NEXT IW 1 AT ADDRESS Y = (IW2) + (R _m)
7	NEXT IW 1 AT ADDRESS Y = (IW2) + (R _m + 1)
10-17	NOT ASSIGNED

SPECIFIES GENERAL REGISTER R_x



* B = LSB of register

INTERRUPT ENTRANCE ADDRESS INDEX



ASSIGNED MEMORY ADDRESS

Function	Address Assignment to Class		
	III	II	I
Store P addresses	110	120	130
Store SR # 1 addresses	111	121	131
Store SR # 2 addresses	112	122	132
Store RTC lower addresses	113	123	133
P Reload addresses	114	124	134
SR # 1 Reload addresses	115	125	135
SR # 2 Reload addresses	116	126	136
Store RTC upper addresses	117	127	137
I/O Command cells	140-141		
Auto start entrance	177		
External interrupt word storage	200-217		
NDRO	00-77, 300-477		

INTERRUPT PRIORITY

Class	Priority Within Class	Interrupt	Binary Interrupt Code Generated
Class I, Hardware Errors	1	Power Fault	00000
	2	Memory Resume	00010
Class II, Software Interrupts	1	CP Instruction Fault	00000
	2	I/O Instruction Fault	00010
	3	#F.P. Overflow/Underflow	00100
	4	Executive Return Instruction	00110
Class III, IOC Interrupts	5	RTC Overflow	01000
	6	Monitor Clock	01010
	7	Write Protect	11000
	1	Intercomputer Time-Out	110
Class III, IOC Interrupts	2	External Interrupt or Discrete Interrupt	000
	3	Output Chain Interrupt	100
	4	Input Chain Interrupt	010

① Serial MIL-STD-188C, VACALES, or EIA-STD-RS-232C Channels # Optional Math Pac function

*U1600EM ONLY

* U1600EM ONLY

CM ₂ 13	CHANNEL NUMBER	PAGE SET
0	N/A	00
1	0 - 7 ₈	10
1	10 - 17 ₈	11

I/O CONTROL MEMORY

a-Value	m-Value	CONTROL MEMORY Register Selected
		15 14 13 12 11 0
0	0	TM * 0 B BTC (IN)
1	1	BAP (IN)
2	2	CAP (IN)
3	3	Reserved
4	4	TM * 0 B BTC (OUT)
5	5	BAP (OUT)
6	6	CAP (OUT)
7	7	Reserved
10	10	Monitor register (Serial)
11	11	Suppress register (Serial)
12	12	Serial mode information*
13-17	13-17	Reserved

0-17 Channel designator

*MIL-STD-188C or RS-232

6 5 4 3 2 1 0 BITS INTERPRETED

0 0 ⇒ 5-BIT CHARACTER

0 1 ⇒ 6-BIT CHARACTER

1 0 ⇒ 7-BIT CHARACTER

1 1 ⇒ 8-BIT CHARACTER

0 ⇒ SELECT ODD PARITY

1 ⇒ SELECT EVEN PARITY

0 ⇒ DISABLE PARITY CHECKING

1 ⇒ ENABLE PARITY CHECKING

0 ⇒ ONE STOP-BIT - ASYNCHRONOUS

1 ⇒ TWO STOP-BITS OUTPUT ONLY

ASYNCHRONOUS CLOCK SPEED SELECTION

00 ⇒ LOWEST SPEED 11 ⇒ HIGHEST SPEED

*VACALES

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

NOT USED

0 ⇒ ODD PARITY

1 ⇒ EVEN PARITY

0 ⇒ DISABLE PARITY


1 ⇒ ENABLE PARITY

NOT USED

0000 ⇒ 1 BIT/CHARACTER

1111 ⇒ 16 BITS/CHARACTER

SFSC OPERATIONS



Bits 2 and 3 used for VACALES "Search for Sync"

SERIAL CHANNEL INTERRUPT WORD FORMAT

BITS	MIL-STD-188	RS-232	VACALES
0-7	ALWAYS ONES	ALWAYS ONES	ALWAYS ONES
8	1 ⇒ B DISCRETE TURNED ON	1 ⇒ RING INDICATOR ON	1 ⇒ B DISCRETE TURNED ON
9	1 ⇒ C DISCRETE TURNED OFF	1 ⇒ RECEIVED LINE SIGNAL DETECTOR OFF	1 ⇒ CARRIER DETECT TURNED OFF
10	1 ⇒ I DISCRETE TURNED ON	1 ⇒ I DISCRETE TURNED ON	1 ⇒ ALARM INDICATE TURNED ON
11	ALWAYS ONE	ALWAYS ONE	1 ⇒ SYNC ERROR TURNED ON
12	ALWAYS ONE	ALWAYS ONE	1 ⇒ TRANSMIT FULL ON TURNED OFF
13-15	ALWAYS ONES	ALWAYS ONES	ALWAYS ONES

SERIAL I/O DISCRETE FUNCTIONS

Octal m-Value	Function	MIL-STD-188C/VACALES		EIA-STD-RS232		
		Discrete	Line Designator (188C)	Line Designator (Vacaless)	Discrete	Line Designator
0	Set	Loop test (internal)	—	—	Loop test (internal)	—
1	Clear	Loop test (internal)	—	—	Loop test (internal)	—
2	NoOp	Not used	—	—	Spare	—
3	NoOp	Not used	—	—	Spare	—
4	Set	Control Line 6	J	J	J (non-std.)	—
5	Clear	Control Line 6	J	J	J (non-std.)	—
6	Set	Control Line 5	H	TRAN. PREP	Disable Ring Indicator	—
7	Clear	Control Line 5	H	TRAN. PREP	Interrupt (internal)	—
10	Clear	Control Line 4	G	G	Enable Ring Indicator	—
11	Set	Control Line 4	G	G	Interrupt (internal)	—
12	Clear	Control Line 3	F	F	Request to Send	CA
13	Set	Control Line 3	F	F	Request to Send	CA
14	Clear	Control Line 3	F	F	New Sync	—
15	Set	Control Line 2	D	D	Data Terminal Ready	CD
16	Clear	Control Line 2	D	D	Data Terminal Ready	CD
17	Set	Control Line 1	A	LOOP BACK	Loop Test (external)	—
	Clear	Control Line 1	A	LOOP BACK	Loop Test (external)	—

SERIAL I/O STATUS INTERPRETATION

Word Bit #	MIL-STD-188 Function	EIA-STD-RS232 Function	VACALES FUNCTION
2 ⁰	Parity Error	Parity Error	—
2 ¹	Overflow	Overflow	Overflow
2 ²	Break	Break	Parity Error
2 ³	E Active	Clear to Send	Sync Error