

OCTAL FORMAT o f a m	CODING FORMAT	INSTRUCTION	OPERATION	C OV CC
00 0 - -	-	Diagnostic return	If diagnostic jump set $R_{17} \rightarrow \mu P$	- NA -
00 3 a m	BL a,y,m	Byte load	(Y) byte $\rightarrow R_a$	0 0 X
01 0 a m	LR a,m	Load (Register)	(Rm), $\rightarrow R_a$	0 0 X
01 1 a m	LI a,m	Load (Indirect)	(Y*) $\rightarrow R_a$	0 0 X
01 2 a m	LK a,y,m	Load (Constant)	Y $\rightarrow R_a$	0 0 X
01 3 a m	L a,y,m	Load	(Y) $\rightarrow R_a$	0 0 X
02 0 a 00	PR a	Make positive	If $(R_a) < 0$ , $(R_a)' \rightarrow R_a$	X X X
02 0 a 01	NR a	Make negative	If $(R_a) > 0$ , $(R_a)' \rightarrow R_a$	X 0 X
02 0 a 02	RR a	Round	If $(R_a) \geq 0$ , $(R_a) + (R_{a+1})_{15} \rightarrow R_a$ ③ If $(R_a) < 0$ , $(R_a) - (R_{a+1})_{15} \rightarrow R_a$	X X X
02 0 a 04	TCR a	Two's Complement	$(R_a)' \rightarrow R_a$	X X X
02 0 a 05	TCDR a	Two's Complement Double	$(R_a, R_{a+1})' \rightarrow R_a, R_{a+1}$	X X X
02 0 a 06	OCR a	One's Complement	$(R_a)$ bit-by-bit complement $\rightarrow R_a$	0 0 X
02 0 a 10	IROR a	Increase $R_a$ by 1	$(R_a) + 1 \rightarrow R_a$	X X X
02 0 a 11	DROR a	Decrease $R_a$ by 1	$(R_a) - 1 \rightarrow R_a$	X X X
02 0 a 12	IRTR a	Increase $R_a$ by 2	$(R_a) + 2 \rightarrow R_a$	X X X
02 0 a 13	DRTR a	Decrease $R_a$ by 2	$(R_a) - 2 \rightarrow R_a$	X X X
02 1 a m	LDI a,m	Load Double (Indirect)	(Y*, Y*+1) $\rightarrow R_a, R_{a+1}$	0 0 X
02 3 a m	LD a,y,m	Load Double	(Y, Y+1) $\rightarrow R_a, R_{a+1}$	0 0 X
03 0 a 00	ER a	Executive Return	Generate interrupt; $(P)+1 \rightarrow R_a$	0 0 X
03 0 a 01	SSOR a	Store SR1	$(SR1) \rightarrow R_a$	0 0 X
03 0 a 02	SSTR a	Store SR2	$(SR2) \rightarrow R_a$	0 0 X
03 0 a 03	SCR a	Store Clock	(RTC register) $15:0 \rightarrow R_a$	0 0 X
03 0 a 04	LPR a	Load P	$(R_a) \rightarrow P$	- NA -
03 0 a 05	LSOR a	Load SR1	$(R_a) \rightarrow SR1$	- NA -
03 0 a 06	LSTR a	Load SR2	$(R_a) \rightarrow SR2$	- NA -
03 0 a 07	LCR a	Load RTC lower	$(R_a) \rightarrow$ RTC register $15:0$ ;	- NA -
03 0 00 10	ECR	Enable Clock	Enable RTC register	- NA -
03 0 00 11	DCR	Disable Clock	Disable RTC register	- NA -
03 0 a 12	LEM a	Load and Enable Mon. clock	$(R_a) \rightarrow$ Mon. Clock reg.; enable countdown	- NA -
03 0 00 13	DM	Disable Monitor clock	Disable Mon. clock register	- NA -
03 0 a 14	LCRD a	Load and enable Clock Double	$(R_a, R_{a+1}) \rightarrow$ RTC; enable count up	- NA -
03 0 a 15	SCRD a	Store Clock Double	(RTC Register) $\rightarrow R_a, R_{a+1}$	0 0 X
03 0 00 16	ECIR	Enable Clock Interrupt	Enable RTC overflow interrupt	- NA -
03 0 00 17	DCIR	Disable Clock Interrupt	Disable RTC overflow interrupt	- NA -
03 3 a m	LM a,y,m	Load multiple	$(Y... Y+m-a) \rightarrow R_a... R_m$	- NA -
# 04 0 a 00	SQR a	Square Root	$\sqrt{(R_a, R_{a+1})} \rightarrow R_{a+1}$ ; Rem. $\rightarrow R_a$	0 X X
04 0 a 01	RVR a	Reverse Register	Reverse $(R_a)$	0 0 X
04 0 a 02	CNT a	Count Ones	Number of binary ones in $R_a \rightarrow R_{a+1}$	- NA -
04 0 a 03	SFR a	Scale Factor	Shift $(R_a, R_{a+1})$ left until $(R_a)_{15}$ $\neq (R_a)_{14}$ ; shift count $\rightarrow R_{a+2}$ ①	- NA -
04 3 a m	BLX a,y,m	Byte Load and index by 1	(Y) byte $\rightarrow R_a$ ; $(R_m)+1 \rightarrow R_m$ ②	0 0 X
05 0 a m	SBR a,m	Set Bit	$1 \rightarrow (R_a)_m$	0 0 X
05 1 a m	LXI a,m	Load and index by 1 (Indirect)	$(Y^*) \rightarrow R_a$ ; $(R_m)+1 \rightarrow R_m$ ②	0 0 X
05 3 a m	LX a,y,m	Load and index by 1	$(Y) \rightarrow R_a$ ; $(R_m)+1 \rightarrow R_m$ ②	0 0 X
06 0 a m	ZBR a,m	Zero Bit	$0 \rightarrow (R_a)_m$	0 0 X
06 1 a m	LDXI a,m	Load Double Index by 2 (Indirect)	$(Y^*, Y^*+1) \rightarrow R_a, R_{a+1}$ ; ② $(R_m)+2 \rightarrow R_m$	0 0 X
06 3 a m	LDX a,y,m	Load Double, index by 2	$(Y, Y+1) \rightarrow R_a, R_{a+1}$ ; $(R_m)+2 \rightarrow R_m$ ②	X
07 0 a m	CBR a,m	Compare Bit	Test bit m of $R_a$ for zero	0 0 X
07 1 00 m	LPI m	Load PSW (Indirect)	$(Y^*, Y^*+1, Y^*+2) \rightarrow P, SR1, SR2$	- NA -
07 3 00 m	LP y,m	Load PSW	$(Y, Y+1, Y+2) \rightarrow P, SR1, SR2$	- NA -
10 0 a m	LRSR a,m	Logical Right Shift (Register)	Shift $(R_a)$ right $(R_m)5:0$ places, zero fill	0 0 X
10 2 a m	LRS a,y,m	Logical Right Shift	Shift $(R_a)$ right $Y5:0$ places, zero fill	0 0 X
10 3 a m	BS a,y,m	Byte Store	$(R_a)_{7:0} \rightarrow Y_{byte}$	- NA -
11 0 a m	ARSR a,m	Algebraic Right Shift (Register)	Shift $(R_a)$ right $(R_m)5:0$ places, sign fill	0 0 X
11 1 a m	SI a,m	Store (Indirect)	$(R_a) \rightarrow Y^*$	- NA -
11 2 a m	ARS a,y,m	Algebraic Right Shift	Shift $(R_a)$ right $Y5:0$ places, sign fill	0 0 X
11 3 a m	S a,y,m	Store	$(R_a) \rightarrow Y$	- NA -
12 0 a m	LRDR a,m	Logical Right Double shift	Shift $(R_a, R_{a+1})$ right $(R_m)5:0$ places, zero fill	0 0 X
12 1 a m	SDI a,m	Store Double (Indirect)	$(R_a, R_{a+1}) \rightarrow Y^*, Y^*+1$	- NA -
12 2 a m	LRD a,y,m	Logical Right Double shift (Register)	Shift $(R_a, R_{a+1})$ right $Y5:0$ places, zero fill	0 0 X
12 3 a m	SD a,y,m	Store Double	$(R_a, R_{a+1}) \rightarrow Y, Y+1$	- NA -

# Optional Math Pac Instructions ① Count = 31 for all zeros or all ones. ② if a  $\neq$  m ③ a must be even



OCTAL FORMAT o f a m	CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
45 0 a m	JNZR a,m	Jump Not Zero (Register)	If (R <sub>a</sub> ) ≠ 0; (R <sub>m</sub> ) → P	-	NA	-
45 1 d	LJNE xD	Local Jump Not Equal	If CC indicates ≠ or not 0; (P) + xD → P	-	NA	-
45 2 a m	JNZ a,y,m	Jump Not Zero	If (R <sub>a</sub> ) ≠ 0; Y → P	-	NA	-
45 3 a m	JNZ a,*y,m	Jump Not Zero	If (R <sub>a</sub> ) ≠ 0; (Y) → P	-	NA	-
46 0 a m	JPR a,m	Jump Positive (Register)	If (R <sub>a</sub> ) > 0; (R <sub>m</sub> ) → P	-	NA	-
46 1 d	LJGE xD	Local Jump Greater or Equal	If CC indicates > or +; (P) + xD → P	-	NA	-
46 2 a m	JP a,y,m	Jump Positive	If (R <sub>a</sub> ) > 0; Y → P	-	NA	-
46 3 a m	JP a,*y,m	Jump Positive	If (R <sub>a</sub> ) > 0; (Y) → P	-	NA	-
47 0 a m	JNR a,m	Jump Negative (Register)	If (R <sub>a</sub> ) < 0; (R <sub>m</sub> ) → P	-	NA	-
47 1 d	LJLS xD	Local Jump Less	If CC indicates < or -; (P) + xD → P	-	NA	-
47 2 a m	JN a,y,m	Jump Negative	If (R <sub>a</sub> ) < 0; Y → P	-	NA	-
47 3 a m	JN a,*y,m	Jump Negative	If (R <sub>a</sub> ) < 0; (Y) → P	-	NA	-
# 50 0 a m	FSUR a,m	Floating point subtract (Register)	(R <sub>a</sub> , R <sub>a+1</sub> ) - (R <sub>m</sub> , R <sub>m+1</sub> ) → R <sub>a</sub> , R <sub>a+1</sub> ; Res. → R <sub>a+2</sub> , R <sub>a+3</sub>	0	X	X
# 50 1 a m	FSUI a,m	Floating point Subtract (Indirect)	(R <sub>a</sub> , R <sub>a+1</sub> ) - (Y*, Y*+1) → R <sub>a</sub> , R <sub>a+1</sub> ; Res. → R <sub>a+2</sub> , R <sub>a+3</sub>	0	X	X
# 50 3 a m	FSU a,y,m	Floating point Subtract	(R <sub>a</sub> , R <sub>a+1</sub> ) - (Y, Y+1) → R <sub>a</sub> , R <sub>a+1</sub> ; Res. → R <sub>a+2</sub> , R <sub>a+3</sub>	0	X	X
# 51 0 a m	FAR a,m	Floating point Add (Register)	(R <sub>a</sub> , R <sub>a+1</sub> ) + (R <sub>m</sub> , R <sub>m+1</sub> ) → R <sub>a</sub> , R <sub>a+1</sub> ; Res. → R <sub>a+2</sub> , R <sub>a+3</sub>	0	X	X
# 51 1 a m	FAI a,m	Floating point Add (Indirect)	(R <sub>a</sub> , R <sub>a+1</sub> ) + (Y*, Y*+1) → R <sub>a</sub> , R <sub>a+1</sub> ; Res. → R <sub>a+2</sub> , R <sub>a+3</sub>	0	X	X
# 51 3 a m	FA a,y,m	Floating point Add	(R <sub>a</sub> , R <sub>a+1</sub> ) + (Y, Y+1) → R <sub>a</sub> , R <sub>a+1</sub> ; Res. → R <sub>a+2</sub> , R <sub>a+3</sub>	0	X	X
# 52 0 a m	FMR a,m	Floating point Multiply (Register)	(R <sub>a</sub> , R <sub>a+1</sub> ) · (R <sub>m</sub> , R <sub>m+1</sub> ) → R <sub>a</sub> , R <sub>a+1</sub> , R <sub>a+2</sub> , R <sub>a+3</sub>	0	X	X
# 52 1 a m	FMI a,m	Floating point Multiply (Indirect)	(R <sub>a</sub> , R <sub>a+1</sub> ) · (Y*, Y*+1) → R <sub>a</sub> , R <sub>a+1</sub> , R <sub>a+2</sub> , R <sub>a+3</sub>	0	X	X
# 52 3 a m	FM a,y,m	Floating point Multiply	(R <sub>a</sub> , R <sub>a+1</sub> ) · (Y, Y+1) → R <sub>a</sub> , R <sub>a+1</sub> , R <sub>a+2</sub> , R <sub>a+3</sub>	0	X	X
# 53 0 a m	FDR a,m	Floating point Divide (Register)	(R <sub>a</sub> , R <sub>a+1</sub> ) / (R <sub>m</sub> , R <sub>m+1</sub> ) → R <sub>a</sub> , R <sub>a+1</sub> ; Rem. → R <sub>a+2</sub> , R <sub>a+3</sub>	0	X	X
# 53 1 a m	FDI a,m	Floating point Divide (Indirect)	(R <sub>a</sub> , R <sub>a+1</sub> ) / (Y*, Y*+1) → R <sub>a</sub> , R <sub>a+1</sub> ; Rem. → R <sub>a+2</sub> , R <sub>a+3</sub>	0	X	X
# 53 3 a m	FD a,y,m	Floating point Divide	(R <sub>a</sub> , R <sub>a+1</sub> ) / (Y, Y+1) → R <sub>a</sub> , R <sub>a+1</sub> ; Rem. → R <sub>a+2</sub> , R <sub>a+3</sub>	0	X	X
54 0 a m	LARR a,m	Load Address Register (Register)	(R <sub>m</sub> ) → AR <sub>r</sub> SEE LEGEND	-	NA	-
54 1 a m	LARI a,m	Load Address Register (Indirect)	(Y*) → AR <sub>r</sub>	-	NA	-
54 3 a m	LARM a,y,m	Load Address Register Multiple	(Y, ... Y + u) → AR <sub>r</sub> , ... AR <sub>r</sub> + u	-	NA	-
55 0 a m	SARR a,m	Store Address Register (Register)	(AR <sub>r</sub> ) → R <sub>m</sub>	-	NA	-
55 1 a m	SARI a,m	Store Address Register (Indirect)	(AR <sub>a</sub> ) → Y*	-	NA	-
55 3 a m	SARM a,y,m	Store Address Register Multiple	(AR <sub>r</sub> , ... AR <sub>r</sub> + u) → Y, ... Y + u	-	NA	-
# 56 0 a m	MDR a,m	Multiply Double (Register)	(R <sub>a</sub> , R <sub>a+1</sub> ) · (R <sub>m</sub> , R <sub>m+1</sub> ) → R <sub>a</sub> , R <sub>a+1</sub> , R <sub>a+2</sub> , R <sub>a+3</sub>	0	0	X
# 56 1 a m	MDI a,m	Multiply Double (Indirect)	(R <sub>a</sub> , R <sub>a+1</sub> ) · (Y*, Y*+1) → R <sub>a</sub> , R <sub>a+1</sub> , R <sub>a+2</sub> , R <sub>a+3</sub>	0	0	X
# 56 3 a m	MD a,y,m	Multiply Double	(R <sub>a</sub> , R <sub>a+1</sub> ) · (Y, Y+1) → R <sub>a</sub> , R <sub>a+1</sub> , R <sub>a+2</sub> , R <sub>a+3</sub>	0	0	X
# 57 0 a m	DDR a,m	Divide Double (Register)	(R <sub>a</sub> , R <sub>a+1</sub> , R <sub>a+2</sub> , R <sub>a+3</sub> ) / (R <sub>m</sub> , R <sub>m+1</sub> ) → R <sub>a+2</sub> , R <sub>a+3</sub> ; Rem. → R <sub>a</sub> , R <sub>a+1</sub>	0	X	X
# 57 1 a m	DDI a,m	Divide Double (Indirect)	(R <sub>a</sub> , R <sub>a+1</sub> , R <sub>a+2</sub> , R <sub>a+3</sub> ) / (Y*, Y*+1) → R <sub>a+2</sub> , R <sub>a+3</sub> ; Rem. → R <sub>a</sub> , R <sub>a+1</sub>	0	X	X
# 57 3 a m	DD a,y,m	Divide Double	(R <sub>a</sub> , R <sub>a+1</sub> , R <sub>a+2</sub> , R <sub>a+3</sub> ) / (Y, Y+1) → R <sub>a+2</sub> , R <sub>a+3</sub> ; Rem. → R <sub>a</sub> , R <sub>a+1</sub>	0	X	X
60 0 a m	LLRS a,m	Literal Logical Right Shift	Shift (R <sub>a</sub> ) right m places, zero fill	0	0	X
60 1 a m	LARS a,m	Literal Algebraic Right Shift	Shift (R <sub>a</sub> ) right m places, sign fill	0	0	X
60 2 a m	LLRD a,m	Literal Logical Right Double shift	Shift (R <sub>a</sub> , R <sub>a+1</sub> ) right m places, zero fill	0	0	X
60 3 a m	LARD a,m	Literal Algebraic Right Double shift	Shift (R <sub>a</sub> , R <sub>a+1</sub> ) right m places, sign fill	0	0	X
61 0 a m	LALS a,m	Literal Algebraic Left Shift	Shift (R <sub>a</sub> ) left m places, zero fill	0	X	X
61 1 a m	LCLS a,m	Literal Circular Left Shift	Shift (R <sub>a</sub> ) left circular m places	0	0	X
61 2 a m	LALD a,m	Literal Algebraic Left Double shift	Shift (R <sub>a</sub> , R <sub>a+1</sub> ) left m places, zero fill	0	X	X
61 3 a m	LCLD a,m	Literal Circular Left Double shift	Shift (R <sub>a</sub> , R <sub>a+1</sub> ) left circular m places	0	Q	X

# Optional Math Pac Instructions


OCTAL FORMAT o f a m	CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
62 0 a m	LSU a,m	Literal Subtract	(R <sub>a</sub> )-m → R <sub>a</sub>	X	X	X
62 1 a m	LSUD a,m	Literal Subtract Double	(R <sub>a</sub> , R <sub>a+1</sub> )-m → R <sub>a</sub> , R <sub>a+1</sub>	X	X	X
62 2 a m	LA a,m	Literal Add	(R <sub>a</sub> ) + m → R <sub>a</sub>	X	X	X
62 3 a m	LAD a,m	Literal Add Double	(R <sub>a</sub> , R <sub>a+1</sub> ) + m → R <sub>a</sub> , R <sub>a+1</sub>	X	X	X
63 0 a m	LL a,m	Literal Load	m → R <sub>a</sub>	0	0	X
63 1 a m	LC a,m	Literal Compare	(R <sub>a</sub> ) : m	X	X	X
63 2 a m	LMUL a,m	Literal Multiply	(R <sub>a+1</sub> ) · m → R <sub>a</sub> , R <sub>a+1</sub>	0	0	X
63 3 a m	LDIV a,m	Literal Divide	(R <sub>a</sub> , R <sub>a+1</sub> ) / m → R <sub>a+1</sub> ; remainder → R <sub>a</sub>	0	0	X
64 3 a m	BSU a,y,m	Byte Subtract	(R <sub>a</sub> ) - (Y) byte → R <sub>a</sub>	X	X	X
65 3 a m	BA a,y,m	Byte Add	(R <sub>a</sub> ) + (Y) byte → R <sub>a</sub>	X	X	X
66 3 a m	BC a,y,m	Byte Compare	(R <sub>a</sub> ) : (Y) byte	X	X	X
67 0 a m	UM1 a,m	User Macro	Reserved for User Macro	-	NA	-
	UM2 a,m					
67 1 a m	UMI a,m	User Macro	Reserved for User Macro	-	NA	-
67 2 a m	UMK a,y,m	User Macro	Reserved for User Macro	-	NA	-
67 3 a m	BCX a,y,m	Byte Compare and Index By 1	(R <sub>a</sub> ) : (Y) byte ; (R <sub>m</sub> ) + 1 → R <sub>m</sub>	X	X	X
<b>COMMAND/CHAIN INSTRUCTION</b>						
70 0 00 00	ACR m	Channel Control	Master clear all channels			
70 0 00 04	ACR m	Channel Control	Enable external interrupts, all channels			
	CCR 0,m					
70 0 00 05	ACR m	Channel Control	Disable external interrupts, all channels			
	CCR 0,m					
70 0 00 06	ACR m	Channel Control	Enable Class III, Priority 2, 3, 4 interrupts			
	CCR 0,m					
70 0 00 07	ACR m	Channel Control	Disable Class III, Priority 2, 3, 4 interrupts			
	CCR 0,m					
70 0 0 10	CCR a,m	Channel Control	Master clear chan. a			
70 0 0 14	CCR a,m	Channel Control	Enable chan. a interrupts			
70 0 0 15	CCR a,m	Channel Control	Disable chan. a interrupts			
70 0 0 16	CCR a,m	Channel Control	Enable chan. a Class III, Priority 2, 3, 4 interrupts			
70 0 0 17	CCR a,m	Channel Control	Disable chan. a Class III, Priority 2, 3, 4 interrupts			
<b>COMMAND INSTRUCTION</b>						
71 2 a 02	ICK a,y	Initiate Input Chain	Y → Channel a Chain Pointer; initiate input chain			
71 2 a 06	OCK a,y	Initiate Output Chain	Y → Channel a Chain Pointer; initiate output chain			
71 3 a m	WIM a,y,m	Write Control Memory	(Y) → Chan. a CM <sub>m</sub> (See Figure 6)			
	WCM a,m,y					
72 3 a m	RIM a,y,m	Read Control Memory	Chan. a (CM <sub>m</sub> ) → Y (See Figure 6)			
	RCM a,m,y					
76 0 a m	SICR a,m	Serial Interface Control	Set or clear chan. a discrete function per Table 3			
76 3 a m	SST a,y	Store Serial Status	Channel a Serial Status bits → Y (See Table 4)			
<b>CHAIN INSTRUCTION</b>						
70 3 00 00	IO 0,y	Input Data	(Y, Y+1) → BCW, BAP; initiate transfer			
70 3 01 00	IO 1,y	Output Data	(Y, Y+1) → BCW, BAP; initiate transfer			
70 3 02 00	IO 2,y	External Function	(Y, Y+1) → BCW, BAP; initiate transfer			
70 3 03 00	IO 3,y	Force External Function	(Y, Y+1) → BCW, BAP; initiate transfer			
71 2 00 m	LCMK m,y	Load Control Memory	Y → CM <sub>m</sub> (See Figure 6)			
71 3 00 m	LCM m,y	Load Control Memory	(Y) → CM <sub>m</sub> (See Figure 6)			
72 3 00 m	SCM m,y	Store Control Memory	(CM <sub>m</sub> ) → Y (See Figure 6)			
73 0 00 00	HCR	Halt Chain	Halt chaining			
73 0 01 00	IPR	Interrupt Processor	Generate chain interrupt			
73 0 00 00	ZF y	Zero Flag	0 → Y 15,14			
73 0 01 00	SF y	Set Flag	1 → Y 15,14			
74 2 00 00	SJMC 0,y	Serial Jump on Met Condition	Unconditional Y → CAP; clear flag			
74 2 01 00	SJMC 1,y	Serial Jump on Met Condition	If suppress flag not set, Y → CAP; clear flag			
74 2 02 00	SJMC 2,y	Serial Jump on Met Condition	If monitor flag set, Y → CAP; clear flag			
75 0 00 m	SFSC m	Search For Sync	Perform function(s) assigned to m-bits per Figure 7			
76 0 00 m	CSIR m	Serial Interface Control	Set or clear discrete function per Table 3			
76 3 00 00	CSST y	Store Serial Status	Serial Status bits → Y; See Table 4			

# TRIGONOMETRIC AND HYPERBOLIC FUNCTIONS  
(Operation Code 37)

x&y Cartesian coordinates. Radix point assumed between bits 15 and 14  
 θ Angle of rotation Trigonometric mode (BAMS) Bit 14 = 90°  
 v Angle of rotation Hyperbolic mode Radix point assumed between bits 15 and 14  
 K 0.46672<sub>8</sub>  
 K<sub>1</sub> 1.15217<sub>8</sub>

o f a m	CODING FORMAT	FUNCTION	INPUT PARAMETERS			OUTPUT RESULTS		
			R <sub>a</sub>	R <sub>a+1</sub>	R <sub>a+2</sub>	Y → R <sub>a</sub>	X → R <sub>a+1</sub>	W → R <sub>a+2</sub>
37 0 a 00	VF a	Trigonometric vector	Y	x	0	0	$X = \frac{R}{K} \sqrt{x^2 + y^2}$	$W = \theta = \tan^{-1} \frac{y}{x}$
37 0 a 01	RF a	Trigonometric rotate	Y	x	θ	$Y = \frac{y \cos \theta + x \sin \theta}{K}$	$X = \frac{x \cos \theta - y \sin \theta}{K}$	0
37 0 a 02	VFP a	Trig. vector with prescale	Y	x	0	0	$X = R \sqrt{x^2 + y^2}$	$W = \theta = \tan^{-1} \frac{y}{x}$
37 0 a 03	RFP a	Trig. rotate with prescale	Y	x	θ	$Y = y \cos \theta + x \sin \theta$	$X = x \cos \theta - y \sin \theta$	0
37 0 a 04	VH a	Hyperbolic vector	Y	x	0	0	$X = \sqrt{\frac{x^2 - y^2}{K_1}}$	$W = v = \tanh^{-1} \frac{y}{x}$
37 0 a 05	RH a	Hyperbolic rotate	Y	x	v	$Y = \frac{y \cosh v + x \sinh v}{K_1}$	$X = \frac{x \cosh v + y \sinh v}{K_1}$	0
37 0 a 06	VHP a	Hyp. vector with postscale	Y	x	0	0	$X = \sqrt{x^2 - y^2}$	$W = v = \tanh^{-1} \frac{y}{x}$
37 0 a 07	RHP a	Hyp. rotate with postscale	Y	x	v	$Y = y \cosh v + x \sinh v$	$X = x \cosh v + y \sinh v$	0
37 0 a 01	RF a	Sin θ, COS θ without prescale	0	0.46672 <sub>8</sub>	θ	$Y = \sin \theta$	$X = \cos \theta$	0
37 0 a 06	VHP a	Log <sub>e</sub> x	x-1	x+1	0	0	2x	$W = 1/2 \log_e x = \tanh^{-1} \frac{x+1}{x-1}$
37 0 a 07	RHP a	Exponential	1	1	v positive	$Y = e^v = \sinh v + \cosh v$	$X = e^v = \sinh v + \cosh v$	0
37 0 a 01	RF a	Polar to Cartesian without prescale	0	R	θ	$Y = \frac{R \sin \theta}{K}$	$X = \frac{R \cos \theta}{K}$	0
37 0 a 03	RFP a	Polar to Cartesian with prescale	0	R	θ	$Y = R \sin \theta$	$X = R \cos \theta$	0
37 0 a 01	RF a	Sin θ; cos θ	0	1	θ	$Y = \frac{\sin \theta}{K}$	$X = \frac{\cos \theta}{K}$	0

# Optional Math Pac Instructions



### DEFINITION OF FIELDS

- 0 Operation (Function) Code  
 f Format Designator  
 00 ⇒ Format RR, Register to Register or RL-1 Format  
 01 ⇒ Format RI, Register Indirect Memory or RL-2 Format  
 10 ⇒ Format RK, Register-Literal Constant or RL-3 Format  
 11 ⇒ Format RX, Register-Indexed Address, Constant or RL-4 Format  
 a General Register or Subfunction Designator  
 m General Register or Subfunction Designator  
 4-bit Unsigned Literal Constant in RL Format  
 xD Signed Deviation Value (Two's Complement)  
 y Address or Arithmetic Constant

Figure 1. Instruction Word Format




Figure 2. Status Register No. 1 Format




Figure 3. Status Register No. 2 Format

OCTAL J-VALUE	OPERAND/IW1, LOCATION
0	WORD AT Y = (IW2)
1	BYTE AT UPPER HALF OF Y = (IW2)
2	WORD AT Y = (IW2) + (R <sub>x</sub> ) BYTE AT Y = (IW2) + (R <sub>x</sub> ) * 2
3	WORD AT Y = (IW2) + (R <sub>m</sub> ) BYTE AT Y = (IW2) + (R <sub>m</sub> ) * 2
4	WORD AT Y = (IW2) + (R <sub>m</sub> + 1) BYTE AT Y = (IW2) + (R <sub>m</sub> + 1) * 2
5	NEXT IW 1 AT ADDRESS Y = (IW2)
6	NEXT IW 1 AT ADDRESS Y = (IW2) + (R <sub>x</sub> )
7	NEXT IW 1 AT ADDRESS Y = (IW2) + (R <sub>m</sub> )
10-17	NEXT IW 1 AT ADDRESS Y = (IW2) + (R <sub>m</sub> + 1) NOT ASSIGNED





Figure 4. Indirect Addressing

### LEGEND

- B Byte pointer, 0 → Upper, 1 → Lower  
 C Carry  
 CC Condition Code  
 OV Overflow  
 IW Indirect Word  
 j Designator Field in IW  
 x General Register Designator in IW1  
 y Contents of Second Instruction Word or IW2  
 Y Effective Operand Address or Constant  
 Y\* Effective Operand Address in Rm  
 TM I/O Transfer Mode  
 00 → Abort Transfer  
 01 → 8-bit Byte Transfer  
 10 → 16-bit Word Transfer  
 11 → 32-bit Dual Word Transfer  
 BWC Buffer Word Count  
 BAP Buffer Address Pointer  
 CM Control Memory Word  
 CAP Chain Address Pointer  
 RTC Real-Time Clock  
 ( ) Contents of register or address  
 r (R<sub>a</sub>) 5-0  
 u (R<sub>a</sub>) 13-8



OR	XOR	AND
0 0 1	0 0 1	0 0 1
0 0 1	0 0 1	0 0 0
1 1 1	1 1 0	1 1 0




Figure 5. Interrupt Entrance Address Index

TABLE 1. ASSIGNED MEMORY ADDRESS

Function	Address Assignment to Class		
	III	II	I
Store P addresses	110	120	130
Store SR # 1 addresses	111	121	131
Store SR # 2 addresses	112	122	132
Store RTC lower addresses	113	123	133
P Reload addresses	114	124	134
SR # 1 Reload addresses	115	125	135
SR # 2 Reload addresses	116	126	136
Store RTC upper addresses	117	127	137
I/O Command cells	140-141		
Auto start entrance	177		
External interrupt word storage	200-217		
NDRO	00-77, 300-477		

TABLE 2. INTERRUPT PRIORITY

Class	Priority Within Class	Interrupt	Binary Interrupt Code Generated
Class I, Hardware Errors	1	Power Fault	000
	2	Memory Resume	001
Class II, Software Interrupts	1	CP Instruction Fault	000
	2	I/O Instruction Fault	001
	3	#F.P. Overflow/Underflow Interrupt	010
	4	Executive Return Instruction	011
Class III, IOC Interrupts	5	RTC Overflow	100
	6	Monitor Clock	101
	1	Intercomputer Time-Out	11
	2	External Interrupt or Discrete Interrupt ①	00
	3	Output Chain Interrupt	10
	4	Input Chain Interrupt	01

① Serial MIL-STD-188C vacales, or EIA-STD-RS 232C Channels # Optional Math Pac function

a-Value	m-Value	CONTROL MEMORY Register Selected							
		15	14	13	12	11	0		
0	0	TM	0	B	BWC (IN)				
1		BAP (IN)							
2		CAP (IN)							
3		Not used							
4	0	TM	0	B	BWC (OUT)				
5		BAP (OUT)							
6		CAP (OUT)							
7		Not used							
10		Monitor register (Serial)							
11		Suppress register (Serial)							
12		Serial mode information*							
13-17		Not used							

0-17 Channel designator


\*MIL-STD-188C or RS-232

6	5	4	3	2	1	0	BITS INTERPRETED	
0	0	0	0	0	0	0	0	0 ⇒ 5-BIT CHARACTER
0	0	0	0	0	1	0	1	0 ⇒ 6-BIT CHARACTER
0	0	0	0	1	0	0	0	1 ⇒ 7-BIT CHARACTER
0	0	0	1	1	0	0	0	1 ⇒ 8-BIT CHARACTER
0	0	1	0	0	0	0	0	0 ⇒ SELECT ODD PARITY
0	0	1	0	1	0	0	0	1 ⇒ SELECT EVEN PARITY
0	0	1	1	0	0	0	0	0 ⇒ DISABLE PARITY CHECKING
0	0	1	1	1	0	0	0	1 ⇒ ENABLE PARITY CHECKING
0	1	0	0	0	0	0	0	0 ⇒ ONE STOP-BIT
0	1	0	0	1	0	0	0	1 ⇒ TWO STOP-BITS
ASYNCHRONOUS								
ASYNCHRONOUS CLOCK SPEED SELECTION								
00 ⇒ LOWEST SPEED 11 ⇒ HIGHEST SPEED								

Figure 6. I/O Control Memory

*VACALES								
15	12	11-4			3	2	1	0
NOT USED								
0 ⇒ ODD PARITY								
1 ⇒ EVEN PARITY								
0 ⇒ DISABLE PARITY								
1 ⇒ ENABLE PARITY								
NOT USED								
0000 ⇒ 1 BIT/CHARACTER								
1111 ⇒ 16 BITS/CHARACTER								

Figure 6. I/O Control Memory



Bits 2 and 3 used for vacales "Search for Sync"  
Figure 7. SFSC Operations

BITS	MIL-STD-188	RS-232	VACALES
0 - 7	ALWAYS ONES	ALWAYS ONES	ALWAYS ONES
8	1 ⇒ B DISCRETE TURNED ON	1 ⇒ RING INDICATOR ON	1 ⇒ B DISCRETE TURNED ON
9	1 ⇒ C DISCRETE TURNED OFF	1 ⇒ RECEIVED LINE SIGNAL DETECTOR OFF	1 ⇒ CARRIER DETECT TURNED OFF
10	1 ⇒ I DISCRETE TURNED ON	ALWAYS ONE	1 ⇒ ALARM INDICATE TURNED ON
11	ALWAYS ONE	ALWAYS ONE	1 ⇒ SYNC ERROR TURNED ON
12	ALWAYS ONE	ALWAYS ONE	1 ⇒ TRANSMIT FULL ON TURNED OFF
13 - 15	ALWAYS ONES	ALWAYS ONES	ALWAYS ONES

FIGURE 8. SERIAL CHANNEL INTERRUPT WORD FORMAT

TABLE 3. SERIAL I/O DISCRETE FUNCTIONS

Octal m-Value	Function	MIL-STD-188C/VACALES			EIA-STD-RS232	
		Discrete	Line Designator (188C)	Line Designator (VACales)	Discrete	Line Designator
0	Set	Loop test (internal)	-	-	Loop test (internal)	-
1	Clear	Loop test (internal)	-	-	Loop test (internal)	-
2	Clear	Not used	-	-	Spare	-
3	Set	Not used	-	-	Spare	-
4	Clear	Control Line 6	J	J1	Spare	-
5	Set	Control Line 6	J	J1	Spare	-
6	Clear	Control Line 5	H	TRAN. PREP	Enable Ring Indicator	CE
7	Set	Control Line 5	H	TRAN. PREP	Enable Ring Indicator	CE
10	Clear	Control Line 4	G	G1	Request to Send	CA
11	Set	Control Line 4	G	G1	Request to Send	CA
12	Clear	Control Line 3	F	F1	New Sync	CH
13	Set	Control Line 3	F	F1	New Sync	CH
14	Clear	Control Line 2	D	D1	Data Terminal Ready	CD
15	Set	Control Line 2	D	D1	Data Terminal Ready	CD
16	Clear	Control Line 1	A	LOOP BACK	Loop Test (external)	CD
17	Set	Control Line 1	A	LOOP BACK	Loop Test (external)	CD

TABLE 4. SERIAL I/O STATUS INTERPRETATION

Word Bit #	MIL-STD-188 Function	EIA-STD-RS232 Function	VACALES FUNCTION
2 <sup>0</sup>	Parity Error	Parity Error	-
2 <sup>1</sup>	Overrun	Overrun	Overrun
2 <sup>2</sup>	Break	Break	Parity Error
2 <sup>3</sup>	E Active	Clear to Send	Sync Error