

OCTAL FORMAT	HEXIDEIMAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	C DV CC
00 0 - -	00 - -	-	Diagnostic return	If diagnostic jump set R17 → jP	- NC -
00 3 a m	03 a m	BL a,y,m	Byte load	(Y) byte → R <sub>0</sub> ; 0 → R <sub>0</sub> 15-8	0 0 X
01 0 a m	04 a m	LR a,m	Load (Register)	(R <sub>m</sub> ) → R <sub>a</sub>	0 0 X
01 1 a m	05 a m	LI a,m	Load (Indirect)	(Y+1) → R <sub>a</sub>	0 0 X
01 2 a m	06 a m	LK a,y,m	Load (Constant)	Y → R <sub>a</sub>	0 0 X
01 3 a m	07 a m	L a,y,m	Load	(Y) → R <sub>a</sub>	0 0 X
02 0 a 00	08 a 0	PR a	Make positive	If R <sub>a</sub> < 0, (R <sub>a</sub> )' → R <sub>a</sub>	X X X
02 0 a 01	08 a 1	NR a	Make negative	If (R <sub>a</sub> ) > 0, (R <sub>a</sub> )' → R <sub>a</sub>	X 0 X
02 0 a 02	08 a 2	RR a	Round	(R <sub>a</sub> ) × (R <sub>a</sub> +1) 15 → R <sub>a</sub> ③	X X X
02 0 a 03	08 a 3	IP a	Inter Processor Interrupt	(R <sub>a</sub> )' → R <sub>a</sub>	X X X
02 0 a 04	08 a 4	TCR a	Two's Complement	(R <sub>a</sub> , R <sub>a</sub> +1) → R <sub>a</sub> , R <sub>a</sub> +1	X X X
02 0 a 05	08 a 5	TCDR a	Two's Complement Double	(R <sub>a</sub> ) bit-by-bit complement → R <sub>a</sub>	0 0 X
02 0 a 06	08 a 6	OCR a	One's Complement	(R <sub>a</sub> +1) → R <sub>a</sub>	X X X
02 0 a 10	08 a 8	IROR a	Increase R <sub>a</sub> by 1	(R <sub>a</sub> ) + 1 → R <sub>a</sub>	X X X
02 0 a 11	08 a 9	DROR a	Decrease R <sub>a</sub> by 1	(R <sub>a</sub> ) - 1 → R <sub>a</sub>	X X X
02 0 a 12	08 a A	IHR a	Increase R <sub>a</sub> by 2	(R <sub>a</sub> ) + 2 → R <sub>a</sub>	X X X
02 0 a 13	08 a B	DRTR a	Decrease R <sub>a</sub> by 2	(R <sub>a</sub> ) - 2 → R <sub>a</sub>	X X X
02 1 a m	09 a m	LDI a,m	Load Double (Indirect)	(Y, Y+1) → R <sub>a</sub> , R <sub>a</sub> +1 ③	0 0 X
02 3 a m	0B a m	LDI a,y,m	Load Double	(Y, Y+1) → R <sub>a</sub> , R <sub>a</sub> +1 ③	0 0 X
03 0 a 00	0C a 0	ER a	Execute Return	Generate interrupt: (p+1 → R <sub>a</sub> ) ⑥	0 0 X
03 0 a 01	0C a 1	SSOR a	Store SR1	(SR1) → R <sub>a</sub>	0 0 X
03 0 a 02	0C a 2	SSTR a	Store SR2	(SR2) → R <sub>a</sub>	0 0 X
03 0 a 03	0C a 3	SCR a	Store Clock	(RTC register) 15:0 → R <sub>a</sub>	0 0 X
03 0 a 04	0C a 4	LPR a	Load P	(R <sub>a</sub> ) → P ⑦	- NC -
03 0 a 05	0C a 5	LSOR a	Load SR1	(R <sub>a</sub> ) → SR1 ⑦	- NA -
03 0 a 06	0C a 6	LSTR a	Load SR2	(R <sub>a</sub> ) → SR2 ⑦	- NA -
03 0 a 07	0C a 7	LCR a	Load RTC lower	(R <sub>a</sub> ) → RTC register 15:0 ⑦	- NC -
03 0 00 10	0C 0 8	ECR a	Enable Clock	Enable RTC reg. (countup and interrupt)	- NC -
03 0 00 11	0C 0 9	DCR a	Disable Clock	Disable RTC reg. (countup and interrupt)	- NC -
03 0 a 12	0C a A	LEM a	Load and Enable Mon. clock	(R <sub>a</sub> ) → Mon. clock reg.; enable countdown and interrupt ⑦	- NC -
03 0 00 13	0C 0 B	DM	Disable Monitor clock	Disable Mon. clock reg. (countdown and interrupt) ⑦	- NC -
03 0 a 14	0C a C	LCRD a	Load and enable Clock Double	(R <sub>a</sub> , R <sub>a</sub> +1) → RTC; enable countup only ⑦	- NC -
03 0 a 15	0C a D	SCRD a	Store Clock Double	(RTC Register) → R <sub>a</sub> , R <sub>a</sub> +1 ③ ⑤	0 0 X
03 0 00 16	0C 0 E	ECIR a	Enable Clock Interrupt	Enable RTC overflow interrupt ⑦	- NC -
03 0 00 17	0C 0 F	DCIR a	Disable Clock Interrupt	Disable RTC overflow interrupt ⑦	- NC -
03 3 a m	0F a m	LM a,y,m	Load multiple	(Y, Y+m-a) → R <sub>a</sub> , R <sub>m</sub>	- NC -
#04 0 a 00	10 a 0	SR a	Square Root	√ (R <sub>a</sub> , R <sub>a</sub> +1) → R <sub>a</sub> +1; Rem. → R <sub>a</sub> ③	0 X X
04 0 a 01	10 a 1	RVA a	Reverse Register	Reverse (R <sub>a</sub> )	0 0 X
04 0 a 02	10 a 2	CNT a	Count Ones	Number of binary ones in R <sub>a</sub> → R <sub>a</sub> +1	- NC -
04 0 a 03	10 a 3	SFR a	Scale Factor	Shift (R <sub>a</sub> , R <sub>a</sub> +1) left until (R <sub>a</sub> ) 15 ③	- NC -
04 3 a m	13 a m	BLX a,y,m	Byte Load and index by 1	√ (R <sub>a</sub> ) 14; shift count → R <sub>a</sub> +2 ①	0 0 X
05 0 a m	14 a m	SBR a,m	Set Bit	(Y) byte → R <sub>a</sub> ; R <sub>m</sub> +1 → R <sub>m</sub> ②	0 0 X
05 1 a m	15 a m	LXI a,m	Load and index by 1 (Indirect)	1 → (R <sub>a</sub> ) <sub>m</sub>	0 0 X
05 3 a m	17 a m	LX a,y,m	Load and index by 1	(Y) → R <sub>a</sub> ; (R <sub>m</sub> ) <sup>1</sup> → R <sub>m</sub> ②	0 0 X
06 0 a m	18 a m	ZBR a,m	Zero Bit	0 → (R <sub>a</sub> ) <sub>m</sub>	0 0 X
06 1 a m	19 a m	LDXI a,m	Load Double Index by 2 (Indirect)	(Y, Y+1) → R <sub>a</sub> , R <sub>a</sub> +1; ② ③ ④	0 0 X
06 3 a m	1B a m	LDX a,y,m	Load Double, index by 2	(R <sub>a</sub> ) <sup>1</sup> +2 → R <sub>m</sub> ④ ③ ② ①	0 0 X
07 0 a m	1C a m	CGR a,m	Compare Bit	(Y, Y+1) → R <sub>a</sub> ; R <sub>a</sub> +1; (R <sub>m</sub> ) <sup>1</sup> +2 → R <sub>m</sub> ①	0 0 X
07 1 00 m	1D 0 m	LP m	Load PSW (Indirect)	Test bit m of R <sub>a</sub> for zero (Y, Y+1, Y+2) → P, SR1, SR2;	0 0 X
07 3 00 m	1F 0 m	LP y,m	Load PSW	enable power/fault interrupt ⑦	- NA -
10 0 a m	20 a m	LRSR a,m	Logical Right Shift (Register)	(Y, Y+1, Y+2) → P, SR1, SR2;	- NA -
10 2 a m	22 a m	LRS a,y,m	Logical Right Shift	enable power/fault interrupt ⑦	0 0 X
10 3 a m	23 a m	BS a,y,m	Byte Store	Shift (R <sub>a</sub> ) right Y:0 places, zero fill zero fill	0 0 X
11 0 a m	24 a m	AASR a,m	Algebraic Right Shift (Register)	Shift (R <sub>a</sub> ) right Y:0 places, zero fill (R <sub>a</sub> ) 7:0 → Y:byte	0 0 X
11 1 a m	25 a m	SI a,m	Store (Indirect)	Shift (R <sub>a</sub> ) right (R <sub>m</sub> ) 5:0 places;	0 0 X
11 2 a m	26 a m	ARS a,y,m	Algebraic Right Shift	sign fill	- NC -
11 3 a m	27 a m	S a,y,m	Store	(R <sub>a</sub> ) → Y	0 0 X
12 0 a m	28 a m	LDR a,m	Logical Right Double Shift (Register)	Shift (R <sub>a</sub> , R <sub>a</sub> +1) right (R <sub>m</sub> ) 5:0 places, zero fill ③	0 0 X
12 1 a m	29 a m	S0I a,m	Store Double (Indirect)	Shift (R <sub>a</sub> , R <sub>a</sub> +1) right Y:1+1 ③	- NC -
12 2 a m	2A a m	LRD a,y,m	Logical Right Double Shift (Register)	Shift (R <sub>a</sub> , R <sub>a</sub> +1) right Y:0 places, zero fill	0 0 X
12 3 a m	2B a m	SD a,y,m	Store Double	(R <sub>a</sub> , R <sub>a</sub> +1) → Y, Y+1 ③	- NC -

# Optional Math Pac Instructions ① Count = 31 for all zeros or all ones. ② If a #m ③ a,y,m must be even  
 ④ If a+1 #m ⑤ cc set on R<sub>a</sub>+1 only ⑥ If Class II interrupts enabled ⑦ Requires bit 15 in SR1 = 0



DCTLA Format	HEXDECIMAL Format	CODING Format	INSTRUCTION	OPERATION	C OV	CC
42 0 a m	88 a m	JLR a.m	Jump, Link Register (Register)	$(P) + 1 \rightarrow R_2; (Rn) \rightarrow P$	-	NC
42 2 a m	88 a m	JLR a.m	Jump, Link Register (Register)	$(P) + 2 \rightarrow R_2; Rn \rightarrow P$	-	NC
42 3 a m	88 a m	JLR a.*m	Jump, Link Register (Register)	$(P) + 3 \rightarrow R_2; (Y) \rightarrow P$	-	NC
42 4 a m	88 d	JLR a.*m	Local Jump, Link Memory	$(P) + 1 \rightarrow R_2; (P) + 1 \rightarrow P$	-	NC
43 2 0 0 m	8E 0 m	JLR a.*m	Jump, Link Memory	$(P) + 2; (Y) \rightarrow P$	-	NC
43 3 0 0 m	8E 0 m	JLR a.*m	Jump, Link Memory (Register)	$(P) + 2; (Y) \rightarrow P$	-	NC
44 2 a m	90 a m	JZR a.m	Local Jump (Register)	$(Rn) = 0; (Rn) \rightarrow P$	-	NC
44 3 a m	91 d	JLE a.m	Local Jump Equal	$(Rn) = 0; Y \rightarrow P$	-	NC
44 4 a m	92 a m	JZ a.m	Jump Zero	$(Rn) = 0; Y \rightarrow P$	-	NC
44 5 a m	93 a m	JZ a.*m	Jump Zero	$(Rn) = 0; (Y) \rightarrow P$	-	NC
45 0 a m	94 a m	JNZ a.m	Jump Not Zero (Register)	$(Rn) \neq 0; (Rn) \rightarrow P$	-	NC
45 1 a m	95 d	JLNE a.d	Local Jump Not Equal	$(Rn) \neq 0; Y \rightarrow P$	-	NC
45 2 a m	96 a m	JNZ a.*m	Jump Not Zero	$(Rn) \neq 0; Y \rightarrow P$	-	NC
45 3 a m	97 a m	JNZ a.*m	Jump Not Zero	$(Rn) \neq 0; (Y) \rightarrow P$	-	NC
46 1 0 d	98 a m	JPR a.m	Jump Positive (Register)	$(Rn) > 0; (Rn) \rightarrow P$	-	NC
46 2 0 d	99 a m	JPR a.m	Jump Positive (Register)	$(Rn) > 0; (Y) \rightarrow P$	-	NC
46 3 0 d	99 b	JPR a.m	Local Jump Greater or Equal	$(Rn) \geq 0; (Rn) \rightarrow P$	-	NC
46 4 0 d	99 b	JPR a.m	Local Jump Greater or Equal	$(Rn) \geq 0; Y \rightarrow P$	-	NC
46 5 a m	98 a m	JPR a.*m	Jump Positive	$(Rn) \geq 0; Y \rightarrow P$	-	NC
46 6 a m	98 a m	JPR a.*m	Jump Positive (Register)	$(Rn) \geq 0; Y \rightarrow P$	-	NC
47 1 d	9D	JLUS a.d	Local Jump Less	If CC indicators < or = 0: $(P) + 1 \rightarrow P$	-	NC
47 2 a m	9E a m	JL a.m	Jump Less	$(Rn) < 0; Y \rightarrow P$	-	NC
47 3 a m	9F a m	JL a.*m	Jump Less	$(Rn) < 0; (Y) \rightarrow P$	-	NC
#40 0 a m	A0 a m	FSUR a.m	Jump Negative	$(Rn) < 0; Y \rightarrow P$	-	NC
#40 1 a m	A1 a m	FSU a.m	Jump Negative	$(Rn) < 0; (Y) \rightarrow P$	-	NC
#40 3 a m	A3 a m	FSU a.*m	Floating point Subtract (Register)	$(Rn) + R_2; (Rn-2; Rn+3)$	X X X	X
#40 4 a m	A4 a m	FAR a.m	Floating point Subtract (Indirect)	$(Rn) + R_2; (Rn-2; Rn+3)$	X X X	X
#41 0 a m	A4 a m	FAR a.m	Floating point Add	$(Rn) + R_2; (Rn-2; Rn+3)$	X X X	X
#41 1 a m	A5 a m	FAL a.m	Floating point Add (Indirect)	$(Rn) + R_2; (Rn-2; Rn+3)$	X X X	X
#41 3 a m	A7 a m	FA a.*m	Floating point Add (Register)	$(Rn) + R_2; (Rn-2; Rn+3)$	X X X	X
#42 0 a m	A8 a m	FAR a.m	Floating point Multiply (Register)	$(Rn) * R_2; (Rn-2; Rn+3)$	X X X	X
#42 1 a m	A9 a m	FAL a.m	Floating point Multiply (Indirect)	$(Rn) * R_2; (Rn-2; Rn+3)$	X X X	X
#42 3 a m	A8 a m	FMA a.*m	Floating point Multiply	$(Rn) * R_2; (Rn-2; Rn+3)$	X X X	X
#43 0 a m	AC a m	FDR a.m	Floating point Divide (Register)	$(Rn) / R_2; (Rn-2; Rn+3)$	X X X	X
#43 1 a m	AD a m	FDR a.m	Floating point Divide (Indirect)	$(Rn) / R_2; (Rn-2; Rn+3)$	X X X	X
#43 3 a m	AF a m	FQ a.*m	Floating point Divide	$(Rn) / R_2; (Rn-2; Rn+3)$	X X X	X
54 0 a m	80 a m	LARR a.m	Load Address Register (Register)	$(Rn) \rightarrow AR_1$ $\textcircled{2}$ See Legend	-	NC
54 1 a m	81 a m	LARI a.m	Load Address Register (Indirect)	$(Y) \rightarrow AR_1$ $\textcircled{2}$	-	NC
54 3 a m	83 a m	LARM a.*m	Load Address Register (Register)	$(Y) \dots Y + \text{offset} \rightarrow AR_1$ $\textcircled{2}$	-	NC
55 0 a m	84 a m	SARR a.m	Store Address Register (Register)	$(AR_1) \rightarrow R_n$	-	NC
55 1 a m	85 a m	SARI a.m	Store Address Register (Indirect)	$(AR_1) \rightarrow R_n$	-	NC
55 3 a m	87 a m	SARM a.*m	Store Address Register (Indirect)	$(AR_1) \dots AR_1 + \text{offset} \rightarrow R_n; Y \dots Y + u$	-	NC
#56 0 a m	B8 a m	MOR a.m	Multiply Double (Register)	$(Rn) * R_2; (Rn-2; Rn+3)$	0 0 X	X
#56 1 a m	B9 a m	MOL a.m	Multiply Double (Indirect)	$(Rn) * R_2; (Rn-2; Rn+3)$	0 0 X	X
#56 3 a m	B8 a m	MD a.*m	Multiply Double	$(Rn) * R_2; (Rn-2; Rn+3)$	0 0 X	X
#57 0 a m	8C a m	DDR a.m	Divide Double (Register)	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
#57 1 a m	8D a m	DDI a.m	Divide Double (Indirect)	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
#57 3 a m	BF a m	DD a.*m	Divide Double	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
60 1 a m	C0 a m	LLRS a.m	Literal Logical Right Shift	Shift (Rn) right n places, zero fill	0 0 X	X
60 1 a m	C1 m	LRSS a.m	Literal Logical Right Shift	Shift (Rn) right n places, sign fill	0 0 X	X
60 2 a m	C2 a m	LRQ a.m	Literal Logical Right Shift	Shift (Rn) right n places, zero fill	0 0 X	X
#60 2 a m	C2 a m	LRQ a.m	Literal Logical Right Shift	Shift (Rn) right n places, zero fill	0 0 X	X

DCTLA Format	HEXDECIMAL Format	CODING Format	INSTRUCTION	OPERATION	C OV	CC
60 3 a m	C3 a m	LARD a.m	Literal Arithmetic Right Shift (Rn) left n places, zero fill	$\text{Shift } (R_n) \text{ left } n \text{ places, zero fill}$	0 0 X	X
61 0 a m	C4 a m	LARS a.m	Literal Arithmetic Left Shift (Rn) left n places, zero fill	$\text{Shift } (R_n) \text{ left } n \text{ places, zero fill}$	0 0 X	X
61 1 a m	C5 a m	LCLS a.m	Literal Arithmetic Left Shift (Rn) left n places, sign fill	$\text{Shift } (R_n) \text{ left } n \text{ places, sign fill}$	0 0 X	X
61 2 a m	C6 a m	LALD a.m	Literal Arithmetic Left Shift (Rn) left n places, zero fill	$\text{Shift } (R_n) \text{ left } n \text{ places, zero fill}$	0 0 X	X
61 3 a m	C7 a m	LALD a.m	Literal Arithmetic Left Shift (Rn) left n places, sign fill	$\text{Shift } (R_n) \text{ left } n \text{ places, sign fill}$	0 0 X	X
62 0 a m	C8 a m	LSUI a.m	Literal Shift (Rn) left n places, zero fill	$\text{Shift } (R_n) \text{ left } n \text{ places, zero fill}$	0 0 X	X
62 1 a m	C9 a m	LSUD a.m	Literal Shift (Rn) left n places, sign fill	$\text{Shift } (R_n) \text{ left } n \text{ places, sign fill}$	0 0 X	X
62 2 a m	CA a m	LAM a.m	Literal Add	$(Rn) + R_2; (Rn-2; Rn+3)$	X X X	X
62 3 a m	CA a m	LAD a.m	Literal Add Double	$(Rn) + R_2; (Rn-2; Rn+3)$	X X X	X
62 4 a m	CB a m	LAM a.m	Literal Add	$(Rn) + R_2; (Rn-2; Rn+3)$	X X X	X
63 2 a m	CE a m	LC a.m	Literal Compare	$(Rn) - R_2$	0 0 X	X
63 3 a m	CE a m	LMD a.m	Literal Multiply	$(Rn) * R_2; (Rn-2; Rn+3)$	0 0 X	X
63 4 a m	CE a m	LDIV a.m	Literal Divide	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
63 5 a m	CE a m	LDIV a.m	Literal Divide	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
63 6 a m	CE a m	LDIV a.m	Literal Divide	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
63 7 a m	CE a m	LDIV a.m	Literal Divide	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
64 0 a m	03 a m	BSI a.m	Byte Shift	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
64 1 a m	04 a m	BBI a.m	Byte Shift	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
64 2 a m	05 a m	BC a.m	Byte Compare	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
64 3 a m	06 a m	BC a.m	Byte Compare	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
64 4 a m	07 a m	BC a.m	Byte Compare	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
64 5 a m	08 a m	BE a.m	Byte Compare	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
64 6 a m	09 a m	BE a.m	Byte Compare	$(Rn) / R_2; (Rn-2; Rn+3)$	0 0 X	X
64 7 a m	0A a m	UC a.m	User Macro - CP	Reserved for User Macro	-	NA
64 8 a m	0B a m	UMK a.m	User Macro - CP	Reserved for User Macro	-	NA
64 9 a m	0C a m	UMK a.m	User Macro - CP	Reserved for User Macro	-	NA
67 1 a m	DE a m	DMK a.m	User Macro - CP	Reserved for User Macro	-	NA
67 2 a m	DF a m	DMK a.m	User Macro - CP	Reserved for User Macro	-	NA
67 3 a m	DF a m	BDS a.*m	User Macro - CP	Reserved for User Macro	-	NA

3 a.n.y. must be seen 7 Requires bit 15 in SH = 0


# TRIGONOMETRIC AND HYPERBOLIC FUNCTIONS  
(Operation Code 37)

x8y Cartesian coordinates. Radix point assumed to be the same  
 $\theta$  Angle of rotation Trigonometric mode (BAMS) Bit 15 = 180°  
v 0.46672g Angle of rotation Hyperbolic mode Radix point assumed between bits 15 and 14  
K 1.152178  
K<sub>1</sub>

o f a m	CODING FORMAT	FUNCTION	INPUT PARAMETERS			OUTPUT RESULTS		
			R <sub>a</sub>	R <sub>a+1</sub>	R <sub>a+2</sub>	Y → R <sub>a</sub>	X → R <sub>a+1</sub>	W → R <sub>a+2</sub>
37 0 a 00	VF a	Trigonometric vector	y	x	0	0	$X = \frac{R}{K} \sqrt{x^2 + y^2}$	$W = \theta = \tan^{-1} \frac{y}{x}$
37 0 a 01	RF a	Trigonometric rotate	y	x	$\theta$	$Y = \frac{y \cos \theta + x \sin \theta}{K}$	$X = \frac{x \cos \theta - y \sin \theta}{K}$	0
37 0 a 02	VFP a	Trig. vector with prescale	y	x	0	0	$X = R \sqrt{x^2 + y^2}$	$W = \theta = \tan^{-1} \frac{y}{x}$
37 0 a 03	RFP a	Trig. rotate with prescale	y	x	$\theta$	$Y = y \cos \theta + x \sin \theta$	$X = x \cos \theta - y \sin \theta$	0
37 0 a 04	VH a	Hyperbolic vector	y	x	0	0	$X = \sqrt{\frac{x^2 - y^2}{K_1}}$	$W = v = \tanh^{-1} \frac{y}{x}$
37 0 a 05	RH a	Hyperbolic rotate	y	x	v	$Y = \frac{y \cosh v + x \sinh v}{K_1}$	$X = \frac{x \cosh v + y \sinh v}{K_1}$	0
37 0 a 06	VHP a	Hyp. vector with postscale	y	x	0	0	$X = \sqrt{x^2 - y^2}$	$W = v = \tanh^{-1} \frac{y}{x}$
37 0 a 07	RHP a	Hyp. rotate with postscale	y	x	v	$Y = y \cosh v + x \sinh v$	$X = x \cosh v + y \sinh v$	0
37 0 a 01	RF a	Sin $\theta$ ; Cos $\theta$	0	0.46672g	$\theta$	$Y = \sin \theta$	$X = \cos \theta$	0
37 0 a 03	RFP a	Sin $\theta$ ; Cos $\theta$	0	1	$\theta$	$Y = \sin \theta$	$X = \cos \theta$	0
37 0 a 01	RF a	Polar to Cartesian without prescale	0	R	$\theta$	$Y = \frac{R \sin \theta}{K}$	$X = \frac{R \cos \theta}{K}$	0
37 0 a 03	RFP a	Polar to Cartesian with prescale	0	R	$\theta$	$Y = R \sin \theta$	$X = R \cos \theta$	0
37 0 a 06	VHP a	Log <sub>e</sub> x	x-1	x+1	0	0	$2 \sqrt{x}$	$W = 1/2 \log_e x$ $= \tanh^{-1} \frac{x-1}{x+1}$
37 0 a 07	RHP a	Exponential	1	1	v	$Y = e^v = \cosh v + \sinh v$	$X = e^v = \cosh v + \sinh v$	0

# Optional Math Pac Instructions

TYPE 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



DEFINITION OF FIELDS


- 0 Operation (Function) Code
- f General Register Register to Register or RL.1 Format
- 000 = Format RR
- 001 = Format RI, Register-Indexed Memory or RL.2 Format
- 10 = Format RK, Register-Indexed Address, Constant or RL.3 Format
- 11 = Format RX, Register-Indexed Address, Constant or RL.4 Format
- a General Register Designator
- m General Register or Subfunction Designator
- 4-bit Uniquet Lateral Constant in RL Format
- D Signed Destination Value (Two's Complement)
- Y Address or Arithmetic Constant

Figure 1. Instruction Word Format

LEGEND

- B Byte pointer: 0 - Upper, 1 - Lower
- C Carry
- CC Condition Code
- OV Overflow
- IW Indirect Word
- 1 Designator Field in IW
- a General Register Designator in RW
- Y General Register Designator in Word or IW.2
- Y\* Effective Operand Address or Constant
- I/O Transfer Mode
- 00 - Abort Input Transfer
- 01 - 8-bit Byte Transfer
- 10 - 16-bit Word Transfer
- 11 - 32-bit Quad Word Transfer
- RMC Register Memory Constant
- BAP Buffer Address Pointer
- CM Control Memory Word
- CAP Chain Address Pointer
- RTC Real-Time Check
- ( ) Contents of register or address
- f (Ra)<sup>b</sup> f 0
- u (Ra)<sup>b</sup> 158
- 2's Complement
- Complete
- FSS Page Set Selector
- 1 - page set 1 for ch.02
- 2 - page set 2 for ch.02
- 3 - page set 3 for ch.10,17

OR                      XOR                      AND  
 Y/0 1                X/0 1                A/0 1  
 0/0 1                0/0 1                0/0 0  
 1/1 1                1/1 0                1/0 1



RR                      Operand = (Ra)

RI.1                     Local Jump Address Y = (P) + X

RI.2                     Operand Y = (Ra) + (Rb)

RK                      Operand Y = X + (Rm)

RX                      Operand at Y = Y + (Ra)

RI                        Operand at Y = (Ra) + (Rb)

B                        Operand at Y = (Ra)

Y                        Operand at Y = (Ra)

16:8 = (Ra) 0

RI                        Operand at indirect address (Rm) = 10, 12, 14, 16

Y                        Operand = (Rm) (absolute value)

32 bit operand

Magnitude

31:30 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

15 (0)

7

#a, m and address Y are even numbers





Figure 2. Status Register No. 1 Format

UNCLASSIFIED  
 CONFIDENTIAL  
 SECURITY INFORMATION  
 CONTROLLED DATA - U.S. EXPORTS - E.O. 12812  
 PROHIBITED FROM EXPORTATION FROM THE UNITED STATES  
 WITHOUT THE WRITTEN PERMISSION OF THE SECRETARY OF DEFENSE



SPECIFIES GENERAL REGISTER R<sub>a</sub>



\* B = LSB of register

Figure 4. Indirect Addressing




Figure 5. Interrupt Entrance Address Index

**TABLE 1. ASSIGNED MEMORY ADDRESS**

Function	Address Assignment to Class	Class
Store P addresses	110 120 130	III
Store SR # 1 addresses	111 121 131	II
Store SR # 2 addresses	112 122 132	I
Store RTC addresses	113 123 133	
P Related addresses	114 124 134	
SR # 1 Related addresses	115 125 135	
SR # 2 Related addresses	116 126 136	
Store RTC upper addresses	117 127 137	
I/O Command calls	140-144	
Auto start entrance	200-217	
External Interrupt word storage	300-317	
NDRO	00-77, 300-317	

TABLE 2. INTERRUPT PRIORITY

Class	Priority Within Class	Interrupt	Binary Interrupt Code Generated
Class I	1	Power Fault	0000
Class I	2	Memory Resume	0010
Class II	1	CP Instruction Fault	0000
Class II	2	I/O Instruction Fault	0010
Class II	3	#P. Overflow/Underflow	0100
Class II	4	Interrupt	0110
Class II	5	Executive Return Instruction	1000
Class II	6	RTC Overflow	1010
Class II	7	Monitor Clock	1100
Class II	8	Memory Write Protect	1110
Class III	1	Interrupter Time Out	000
Class III	2	Excessive Interrupt	000
Class III	3	Input Chain Interrupt	100
Class III	4	Input Chain Interrupt	010

(1) Serial MIL-STD-188C, VACALEX, or EASTD-RS232C Channels # Optional Main Pre-Function

m-Value	CONTROL MEMORY Register Shifter	Value
0	TM	15 14 13 12 11 10
1	FSS	15 14 13 12 11 10
2	BAP	15 14 13 12 11 10
3	CAP	15 14 13 12 11 10
4	TM	0 1 B 0 BNC (OUT)
5	BAP	0 0 0 0 1
6	CAP	0 0 0 0 1
7	Reserved	
8	Reserved	
9	Reserved	
10	Monitor register (Serial)	
11	Suppress register (Serial)	
12	Serial mode information*	
13-17	Reserved	

0-17 Channel designator

\*MIL-STD-188C or RS-232C

m-Value	Serial Mode Information
0	0 = 9-BIT CHARACTER
1	0 = 1 = 9-BIT CHARACTER
2	1 = 1 = 8-BIT CHARACTER
3	1 = SELECT ODD PARITY
4	1 = SELECT EVEN PARITY
5	0 = DISABLE PARITY CHECKING
6	1 = ENABLE PARITY CHECKING
7	0 = ONE STOP-BIT
8	1 = TWO STOP-BITS
9	0 = ASTERISKOUS
10	1 = TWO STOP-BITS
11	0 = LOWEST SPEED
12	1 = HIGHEST SPEED

Figure 6. I/O Control Memory

BRIS	MIL-STD-188	RS-232	VACALEX
0-7	ALWAYS ONES	ALWAYS ONES	ALWAYS ONES
8	1 = 8 DISCRETE TURNED ON	1 = RING INDICATOR ON	1 = 8 DISCRETE TURNED ON
9	1 = 8 DISCRETE TURNED OFF	1 = RECEIVED LINE SIGNAL DETECTOR OFF	1 = 8 DISCRETE TURNED OFF
10	1 = 1 DISCRETE TURNED ON	1 = 1 DISCRETE TURNED ON	1 = 1 ALARM INDICATE TURNED ON
11	ALWAYS ONE	ALWAYS ONE	1 = SYNC ERROR TURNED ON
12	ALWAYS ONE	ALWAYS ONE	1 = TRANSMIT FILL ON TURNED ON
13-15	ALWAYS ONES	ALWAYS ONES	ALWAYS ONES

Figure 8. Serial Channel Interrupt Word Format




Figure 7. "SYNC" Operations

TABLE 3. SERIAL I/O DISCRETE FUNCTIONS

Word Bit #	MIL-STD-188C Function	Line Driver (188C)	Line Driver (VACALEX)	Line Driver (EASTD-RS232)	Designator
0	Set	Long test (Internal)	-	-	-
1	Clear	Long test (Internal)	-	-	-
2	Not used	Not used	-	-	-
3	Not used	Not used	-	-	-
4	Set	Control Line 6	J	J	J (nonrad.)
5	Clear	Control Line 6	J	J	J (nonrad.)
6	Set	Control Line 5	H	H	H
7	Clear	Control Line 5	H	H	H
8	Set	Control Line 4	G	G	G
9	Clear	Control Line 4	G	G	G
10	Set	Control Line 3	F	F	F
11	Clear	Control Line 3	F	F	F
12	Set	Control Line 2	D	D	D
13	Clear	Control Line 2	D	D	D
14	Set	Control Line 1	A	A	A
15	Clear	Control Line 1	A	A	A
16	Set	Control Line 1	A	A	A
17	Clear	Control Line 1	A	A	A

TABLE 4. SERIAL I/O STATUS INTERPRETATION

Word Bit #	MIL-STD-188 Function	EASTD-RS232 Function	VACALEX FUNCTION
20	Parity Error	Parity Error	-
21	Overrun	Overrun	Overrun
22	Break	Break	Parity Error
23	E Active	Clear to Send	Sync Error