

OCTAL FORMAT		HEXIDECIMAL FORMAT		CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
o	f	a	m	OP	a	m			
00	0	-	-	00	-	-			
00	1	a	m	01	a	m			
00	3	a	m	03	a	m	BL a,y,m		
01	0	a	m	04	a	m	LR a,m		
01	1	a	m	05	a	m	LI a,m		
01	2	a	m	06	a	m	LK a,y,m		
01	3	a	m	07	a	m	L a,y,m		
02	0	a	00	08	a	0	PR a		
02	0	a	01	08	a	1	NR a		
02	0	a	02	08	a	2	RR a		
02	0	a	04	08	a	4	TCR a		
02	0	a	05	08	a	5	TCDR a		
02	0	a	06	08	a	6	OCR a		
02	0	a	10	08	a	8	IROR a		
02	0	a	11	08	a	9	DROR a		
02	0	a	12	08	a	A	IRTR a		
02	0	a	13	08	a	B	DRTR a		
02	1	a	m	09	a	m	LDI a,m		
02	3	a	m	0B	a	m	LD a,y,m		
03	0	a	00	0C	a	0	ER a		
03	0	a	01	0C	a	1	SSOR a		
03	0	a	02	0C	a	2	SSTR a		
03	0	a	03	0C	a	3	SCR a		
03	0	a	04	0C	a	4	LPR a		
03	0	a	05	0C	a	5	LSOR a		
03	0	a	06	0C	a	6	LSTR a		
03	0	a	07	0C	a	7	LCR a		
03	0	00	10	0C	0	8	ECR		
03	0	00	11	0C	0	9	DCR		
03	0	a	12	0C	a	A	LEM a		
03	0	00	13	0C	0	B	DM		
03	0	a	14	0C	a	C	LCRD a		
03	0	a	15	0C	a	D	SCRD a		
03	0	00	16	0C	0	E	ECIR		
03	0	00	17	0C	0	F	DCIR		
03	3	a	m	0F	a	m	LM a,y,m		
#	04	0	a	10	a	0	SQR a		
	04	0	a	11	a	1	RVR a		
	04	0	a	12	a	2	CNT a		
	04	0	a	13	a	3	SFR a		
04	3	a	m	13	a	m	BLX a,y,m		
05	0	a	m	14	a	m	SBR a,m		
05	1	a	m	15	a	m	LXI a,m		
05	3	a	m	17	a	m	LX a,y,m		
06	0	a	m	18	a	m	ZBR a,m		
06	1	a	m	19	a	m	LDXI a,m		
06	3	a	m	1B	a	m	LDX a,y,m		
07	0	a	m	1C	a	m	CBR a,m		
07	1	00	m	1D	0	m	LPI m		
07	3	00	m	1F	0	m	LP y,m		
10	0	a	m	20	a	m	LRSR a,m		
10	2	a	m	22	a	m	LRS a,y,m		
10	3	a	m	23	a	m	BS a,y,m		
11	0	a	m	24	a	m	ARSR a,m		
11	1	a	m	25	a	m	SI a,m		
11	2	a	m	26	a	m	ARS a,y,m		
11	3	a	m	27	a	m	S a,y,m		
12	0	a	m	28	a	m	LRDR a,m		
12	1	a	m	29	a	m	SDI a,m		
12	2	a	m	2A	a	m	LRD a,y,m		
12	3	a	m	2B	a	m	SD a,y,m		
# Optional Math Pac Instructions							① Count = 31 for all zeros or all ones.	② if a ≠ m	
④ if a+1 ≠ m							⑤ cc set on Ra+1 only	⑥ if Class II interrupts enabled	

OCTAL FORMAT o f a m	HEXIDECIMAL FORMAT OP a m	CODING FORMAT	INSTRUCTION	OPERATION	C OV CC
42 0 a m	88 a m	JLRR a,m	Jump, Link Register (Register)	$(P) + 1 \rightarrow R_n; (R_m) \rightarrow P$	-NC -
42 2 a m	8A a m	JLR a,y,m	Jump, Link Register	$(P) + 2 \rightarrow R_n; Y \rightarrow P$	-NC -
42 3 a m	8B a m	JLR a,y,m	Jump, Link Register	$(P) + 2 \rightarrow R_n; (Y) \rightarrow P$	-NC -
43 1 d	8D 0	LJLM xD	Local Jump, Link Memory	$(P) + 1 - (P) + D; (P) + D + 1 \rightarrow P$	-NC -
43 2 00 m	8E 0	JLM y,m	Jump, Link Memory	$(P) + 2 \rightarrow (Y); (Y) + 1 \rightarrow P$	-NC -
43 3 00 m	8F 0	JLM y,m	Jump, Link Memory	$(P) + 2 \rightarrow (Y); (Y) + 1 \rightarrow P$	-NC -
44 0 a m	90 a m	JZR a,m	Jump Zero (Register)	If $(R_n) = 0; (R_m) \rightarrow P$	-NC -
44 1 d	91 d	LJE xD	Local Jump Equal	If CC indicates = or 0; $(P) + D \rightarrow P$	-NC -
44 2 a m	92 a m	JZ a,y,m	Jump Zero	If $(R_n) = 0; Y \rightarrow P$	-NC -
44 3 a m	93 a m	JZ a,y,m	Jump Zero	If $(R_n) = 0; (Y) \rightarrow P$	-NC -
45 0 a m	94 a m	JNZR a,m	Jump Not Zero (Register)	If $(R_n) \neq 0; (R_m) \rightarrow P$	-NC -
45 1 d	95 d	LINE xD	Local Jump Not Equal	If CC indicates # or not 0; $(P) + D \rightarrow P$	-NC -
45 2 a m	96 a m	JNZ a,y,m	Jump Not Zero	If $(R_n) \neq 0; Y \rightarrow P$	-NC -
45 3 a m	97 a m	JNZ a,y,m	Jump Not Zero	If $(R_n) \neq 0; (Y) \rightarrow P$	-NC -
46 0 a m	98 a m	JPR a,m	Jump Positive (Register)	If $(R_n) > 0; (R_m) \rightarrow P$	-NC -
46 1 d	99 d	LJGE xD	Local Jump Greater or Equal	If CC indicates > or +; $(P) + D \rightarrow P$	-NC -
46 2 a m	9A a m	JP a,y,m	Jump Positive	If $(R_n) > 0; Y \rightarrow P$	-NC -
46 3 a m	9B a m	JP a,y,m	Jump Positive	If $(R_n) > 0; (Y) \rightarrow P$	-NC -
47 0 a m	9C a m	JNR a,m	Jump Negative (Register)	If $(R_n) < 0; (R_m) \rightarrow P$	-NC -
47 1 d	9D d	LJLS xD	Local Jump Less	If CC indicates < or -; $(P) + D \rightarrow P$	-NC -
47 2 a m	9E a m	JN a,y,m	Jump Negative	If $(R_n) < 0; Y \rightarrow P$	-NC -
47 3 a m	9F a m	JN a,y,m	Jump Negative	If $(R_n) < 0; (Y) \rightarrow P$	-NC -
# 50 0 a m	A0 a m	FSUR a,m	Floating point subtract (Register)	$(R_n, R_{n+1}) - (R_m, R_{m+1}) \rightarrow R_n, R_{n+1}; Res. \rightarrow R_{n+2}, R_{n+3}$	X X X
# 50 1 a m	A1 a m	FSUI a,m	Floating point Subtract (Indirect)	$(R_n, R_{n+1}) - (Y, Y+1) \rightarrow R_n, R_{n+1}; Res. \rightarrow R_{n+2}, R_{n+3}$	X X X
# 50 3 a m	A3 a m	FSU a,y,m	Floating point Subtract	$(R_n, R_{n+1}) - (Y, Y+1) \rightarrow R_n, R_{n+1}; Res. \rightarrow R_{n+2}, R_{n+3}$	X X X
# 51 0 a m	A4 a m	FAR a,m	Floating point Add (Register)	$(R_n, R_{n+1}) + (R_m, R_{m+1}) \rightarrow R_n, R_{n+1}; Res. \rightarrow R_{n+2}, R_{n+3}$	X X X
# 51 1 a m	A5 a m	FAI a,m	Floating point Add (Indirect)	$(R_n, R_{n+1}) + (Y, Y+1) \rightarrow R_n, R_{n+1}; Res. \rightarrow R_{n+2}, R_{n+3}$	X X X
# 51 3 a m	A7 a m	FA a,y,m	Floating point Add	$(R_n, R_{n+1}) + (Y, Y+1) \rightarrow R_n, R_{n+1}; Res. \rightarrow R_{n+2}, R_{n+3}$	X X X
# 52 0 a m	A8 a m	FMR a,m	Floating point Multiply (Register)	$(R_n, R_{n+1}) \cdot (R_m, R_{m+1}) \rightarrow R_n, R_{n+1}; Res. \rightarrow R_{n+2}, R_{n+3}$	X X X
# 52 1 a m	A9 a m	FMI a,m	Floating point Multiply (Indirect)	$(R_n, R_{n+1}) \cdot (Y, Y+1) \rightarrow R_n, R_{n+1}; Res. \rightarrow R_{n+2}, R_{n+3}$	X X X
# 52 3 a m	AB a m	FM a,y,m	Floating point Multiply	$(R_n, R_{n+1}) \cdot (Y, Y+1) \rightarrow R_n, R_{n+1}; Res. \rightarrow R_{n+2}, R_{n+3}$	X X X
# 53 0 a m	AC a m	FDR a,m	Floating point Divide (Register)	$(R_n, R_{n+1}) / (R_m, R_{m+1}) \rightarrow R_n, R_{n+1}; Rem. \rightarrow R_{n+2}, R_{n+3}$	X X X
# 53 1 a m	AD a m	FDI a,m	Floating point Divide (Indirect)	$(R_n, R_{n+1}) / (Y, Y+1) \rightarrow R_n, R_{n+1}; Rem. \rightarrow R_{n+2}, R_{n+3}$	X X X
# 53 3 a m	AF a m	FD a,y,m	Floating point Divide	$(R_n, R_{n+1}) / (Y, Y+1) \rightarrow R_n, R_{n+1}; Rem. \rightarrow R_{n+2}, R_{n+3}$	X X X
54 0 a m	B0 a m	LARR a,m	Load Address Register (Register)	$(R_m) \rightarrow AR_r$ SEE LEGEND	-NC -
54 1 a m	B1 a m	LARI a,m	Load Address Register (Indirect)	$(Y) \rightarrow AR_r$	-NC -
54 3 a m	B3 a m	LARM a,y,m	Load Address Register Multiple	$(Y, \dots, Y+u) \rightarrow AR_r, \dots, AR_r+u$	-NC -
55 0 a m	B4 a m	SARR a,m	Store Address Register (Register)	$(AR_r) \rightarrow R_m$	-NC -
55 1 a m	B5 a m	SARI a,m	Store Address Register (Indirect)	$(AR_r) \rightarrow Y^*$	-NC -
55 3 a m	B7 a m	SARM a,y,m	Store Address Register Multiple	$(AR_r, \dots, AR_r+u) \rightarrow Y, \dots, Y+u$	-NC -
# 56 0 a m	B8 a m	MDR a,m	Multiply Double (Register)	$(R_n, R_{n+1}) \cdot (R_m, R_{m+1}) \rightarrow R_n, R_{n+1}, R_{n+2}, R_{n+3}$	0 0 X
# 56 1 a m	B9 a m	MDI a,m	Multiply Double (Indirect)	$(R_n, R_{n+1}) \cdot (Y, Y+1) \rightarrow R_n, R_{n+1}, R_{n+2}, R_{n+3}$	0 0 X
# 56 3 a m	BB a m	MD a,y,m	Multiply Double	$(R_n, R_{n+1}) \cdot (Y, Y+1) \rightarrow R_n, R_{n+1}, R_{n+2}, R_{n+3}$	0 0 X
# 57 0 a m	BC a m	DDR a,m	Divide Double (Register)	$(R_n, R_{n+1}, R_{n+2}, R_{n+3}) / (R_m, R_{m+1}) \rightarrow R_{n+2}, R_{n+3}; Rem. \rightarrow R_n, R_{n+1}$	0 X X
# 57 1 a m	BD a m	DDI a,m	Divide Double (Indirect)	$(R_n, R_{n+1}, R_{n+2}, R_{n+3}) / (Y, Y+1) \rightarrow R_{n+2}, R_{n+3}; Rem. \rightarrow R_n, R_{n+1}$	0 X X
# 57 3 a m	BF a m	DD a,y,m	Divide Double	$(R_n, R_{n+1}, R_{n+2}, R_{n+3}) / (Y, Y+1) \rightarrow R_{n+2}, R_{n+3}; Rem. \rightarrow R_n, R_{n+1}$	0 X X
60 0 a m	C0 a m	LLRS a,m	Literal Logical Right Shift	Shift (R_n) right m places, zero fill	0 0 X
60 1 a m	C1 a m	LARS a,m	Literal Algebraic Right Shift	Shift (R_n) right m places, sign fill	0 0 X
60 2 a m	C2 a m	LLRD a,m	Literal Logical Right Double shift	Shift (R_n, R_{n+1}) right m places, zero fill	0 0 X

Optional Math Pac Instructions

OCTAL FORMAT o f a m	HEXIDECIMAL FORMAT OP a m	CODING FORMAT	INSTRUCTION	OPERATION	C OV CC
60 3 a m	C3 a m	LARD a,m	Literal Algebraic Right Double shift	Shift (R_n, R_{n+1}) right m places, sign fill	0 0 X
61 0 a m	C4 a m	LALS a,m	Literal Algebraic Left Shift	Shift (R_n) left m places, zero fill	0 X X
61 1 a m	C5 a m	LCLS a,m	Literal Circular Left Shift	Shift (R_n) left circular m places	0 0 X
61 2 a m	C6 a m	LALD a,m	Literal Algebraic Left Double shift	Shift (R_n, R_{n+1}) left m places, zero fill	0 X X
61 3 a m	C7 a m	LCLD a,m	Literal Circular Left Double shift	Shift (R_n, R_{n+1}) left circular m places	0 0 X
62 0 a m	C8 a m	LSU a,m	Literal Subtract	$(R_n) - m \rightarrow R_n$	X X X
62 1 a m	C9 a m	LSUD a,m	Literal Subtract Double	$(R_n, R_{n+1}) - m \rightarrow R_n, R_{n+1}$	X X X
62 2 a m	CA a m	LA a,m	Literal Add	$(R_n) + m \rightarrow R_n$	X X X
62 3 a m	CB a m	LAD a,m	Literal Add Double	$(R_n, R_{n+1}) + m \rightarrow R_n, R_{n+1}$	X X X
63 0 a m	CC a m	LL a,m	Literal Load	$m \rightarrow R_n$	0 0 X
63 1 a m	CD a m	LC a,m	Literal Compare	$(R_n) : m$	X X X
63 2 a m	CE a m	LMUL a,m	Literal Multiply	$(R_n) \cdot m \rightarrow R_n, R_{n+1}$	0 0 X
63 3 a m	CF a m	LDIV a,m	Literal Divide	$(R_n, R_{n+1}) / m \rightarrow R_{n+1}; remainder \rightarrow R_n$	0 0 X
64 3 a m	D3 a m	BSU a,y,m	Byte Subtract	$(R_n) - (Y) \text{ bytes} \rightarrow R_n$	X X X
65 3 a m	D7 a m	BA a,y,m	Byte Add	$(R_n) + (Y) \text{ bytes} \rightarrow R_n$	X X X
66 3 a m	DB a m	BC a,y,m	Byte Compare	$(R_n) : (Y) \text{ bytes}$	X X X
67 0 a m	DD a m	UM1 a,m	User Macro - CP	Reserved for User Macro	-NA-
67 1 a m	DD a m	UM2 a,m	User Macro - CP	Reserved for User Macro	-NA-
67 2 a m	DE a m	UMK a,y,m	User Macro - CP	Reserved for User Macro	-NA-
67 3 a m	DF a m	BCX a,y,m	Byte Compare and Index By 1	$(R_n) : (Y) \text{ byte}; (R_m) + 1 \rightarrow R_m$	X X X
COMMAND/CHAIN INSTRUCTION					
70 0 00 00	E0 0 0	ACR 0	Channel Control	Master clear all channels	
70 0 00 04	E0 0 4	CCR 0,0	Channel Control	Enable external interrupts, all channels	
70 0 00 05	E0 0 5	CCR 0,4	Channel Control	Disable external interrupts, all channels	
70 0 00 06	E0 0 6	CCR 0,5	Channel Control	Enable Class III, Priority 2, 3, 4 interrupts	
70 0 00 07	E0 0 7	CCR 0,6	Channel Control	Disable Class III, Priority 2, 3, 4 interrupts	
70 0 0 10	E0 a 8	CCR a,0	Channel Control	Master clear chan. a	
70 0 a 12	E0 a A	CCR a, 12	Channel Control	Enable External Loopback Test Mode	
70 0 0 13	E0 a B	CCR a, 13	Channel Control	Disable Internal Loopback Test Mode	
70 0 0 14	E0 a C	CCR a, 14	Channel Control	Enable chan. a external interrupts*	
70 0 0 15	E0 a D	CCR a, 15	Channel Control	Disable chan. a external interrupts*	
70 0 0 16	E0 a E	CCR a, 16	Channel Control	Enable chan. a Class III, Priority 2, 3, 4 interrupts*	
70 0 0 17	E0 a F	CCR a, 17	Channel Control	Disable chan. a Class III, Priority 2, 3, 4 interrupts*	
72 0 a m	E8 a m		User Macro - I/O	Reserved for User Macro	
72 1 a m	E9 a m		User Macro - I/O	Reserved for User Macro	
COMMAND INSTRUCTION					
71 2 a 02	E6 a 2	ICK a,y	Initiate Input Chain	Y - Channel a Chain Pointer; initiate input chain*	
71 2 a 06	E6 a 6	OCK a,y	Initiate Output Chain	Y - Channel a Chain Pointer; initiate output chain*	
71 3 a m	E7 a m	WIM a,y,m	Write Control Memory	$(Y) \rightarrow \text{Chan. a } CM_m$ (See Figure 6)*	
72 3 a m	E8 a m	RIM a,y,m	Read Control Memory	Chan. a $(CM_m) \rightarrow Y$ (See Figure 6)*	
76 0 a m	F8 a m	SICR a,m	Serial Interface Control	Set or clear chan. a discrete function by Table 3*	
76 3 a 00	F8 a 00	SST a,m	Serial Status	Chan. a Serial Status bits - Y (See Table 4)*	
CHAIN INSTRUCTION					
70 3 00 00	E3 0 0	IO 0,y	Input Data	$(Y, Y+1) - \text{BCW, BAP};$ initiate transfer	
70 3 01 00	E3 1 0	IO 1,y	Output Data	$(Y, Y+1) - \text{BCW, BAP};$ initiate transfer	
70 3 02 00	E3 2 0	IO 2,y	External Function	$(Y, Y+1) - \text{BCW, BAP};$ initiate transfer	
70 3 03 00	E3 3 0	IO 3,y	Force External Function	$(Y, Y+1) - \text{BCW, BAP};$ initiate transfer	
71 2 00 00	E6 0 0	LCM m,y	Load Control Memory	$Y - CM_m$ (See Figure 6) } initiate input chain, m = 2 initiate output chain, m = 6	
71 3 00 00	E7 0 0	LCM m,y	Load Control Memory	$(Y) - CM_m$ (See Figure 6)	
72 3 00 00	E8 0 0	SCM m,y	Store Control Memory	$(CM_m) - Y$ (See Figure 6)	
73 0 00 00	EC 0 0	HCR	Halt chaining		
73 0 01 00	EC 1 0	IPR	Interrupt Processor	Generate chain interrupt	
73 3 00 00	EF 0 0	ZF y	Zero Flag	$0 \rightarrow Y, 15, 14$	
73 3 01 00	EF 1 0	SF y	Set Flag	$1 \rightarrow Y, 15, 14$	
74 2 00 00	F2 0 0	SJMC 0,y	Serial Jump on Met Condition	Unconditional Y - CAP	
74 2 01 00	F2 1 0	SJMC 1,y	Serial Jump on Met Condition	If suppress flag not set, Y - CAP	
74 2 02 00	F2 2 0	SJMC 2,y	Serial Jump on Met Condition	If monitor flag set, Y - CAP	
75 0 00 00	F4 0 0	SFSC m	Search For Sync	Perform function(s) assigned to m-bits per Figure 7	
76 0 00 00	F8 0 0	CSIR m	Serial Interface Control	Set or clear discrete function by Table 3	
76 3 00 00	F8 0 00	CSST y	Serial Status	Serial Status bits - Y; See Table 4	


*A field contains bits 0-3 of the channel #. Bits 4-7 of the channel # are obtained from the R_n value of the IOCR instruction.

TRIGONOMETRIC AND HYPERBOLIC FUNCTIONS
(Operation Code 37)

x, y Cartesian coordinates. Radix point assumed to be the same
 θ Angle of rotation Trigonometric mode (BAMS) Bit 15 = 180°
v Angle of rotation Hyperbolic mode Radix point assumed between bits 15 and 14
K 0.46672g
K₁ 1.15217g
Note: 0 results are ±1 LSB

CODING FORMAT	FUNCTION	INPUT PARAMETERS		OUTPUT RESULTS	
		R _a	R _{a+1}	Y → R _b	W → R _{b+2}
o f a m					
37 0 ± 00	Trigonometric vector	v	x 0	0	$W = \beta \sqrt{x^2 + y^2}$ $Y = \beta \tan^{-1} \frac{y}{x}$
37 0 ± 01	Trigonometric rotate	v	x θ	$Y = x \cos \theta + y \sin \theta$	$W = \beta \cos \theta - y \sin \theta$ 0
37 0 ± 02	Trig. vector with prescale	v	x 0	0	$W = \beta \sqrt{x^2 + y^2}$
37 0 ± 03	Trig. rotate with prescale	v	x θ	$Y = y \cos \theta + x \sin \theta$	$W = \beta \cos \theta - y \sin \theta$ 0
37 0 ± 04	Hyperbolic vector	v	x 0	0	$W = \beta \sqrt{x^2 - y^2}$ $Y = \frac{1}{K} \tanh^{-1} \frac{y}{x}$
37 0 ± 05	Hyperbolic rotate	v	x v	$Y = \frac{1}{K} \tanh^{-1} \frac{y \sinh v}{x \cosh v + y \sinh v}$	$W = \beta \sqrt{x^2 - y^2}$ 0
37 0 ± 06	Hyp. vector with postscale	v	x v	$Y = y \cosh v + x \sinh v$	$W = \beta \sqrt{x^2 - y^2}$ 0
37 0 ± 07	Hyp. rotate with postscale	v	x v	$Y = y \cosh v + x \sinh v$	$W = \beta \sqrt{x^2 - y^2}$ 0
37 0 ± 01	Sin θ , Cos θ	0	0.46672g θ	$Y = \sin \theta$	$X = \cos \theta$
37 0 ± 03	Sin θ , Cos θ	0	1 θ	$Y = \sin \theta$	$X = \cos \theta$
37 0 ± 01	Polar to Cartesian without prescale	0	R θ	$Y = \frac{R \sin \theta}{K}$	$X = \frac{R \cos \theta}{K}$
37 0 ± 03	Polar to Cartesian with prescale	0	R θ	$Y = R \sin \theta$	$X = R \cos \theta$
37 0 ± 06	Log _e x	x-1	x+1 0	0	$W = 1/2 \log_e x$ $= \tanh^{-1} \frac{x-1}{x+1}$
37 0 ± 07	Exponential	1	1 v	$Y = e^v = \cosh v + \sinh v$	$X = e^{-v} = \cosh v - \sinh v$

Optional Math Pac Instructions




DEFINITION OF FIELDS

- 0 Operation (Function) Code
- f Format Designator
 - 00 ⇒ Format RR, Register to Register or RL-1 Format
 - 01 ⇒ Format RI, Register Indirect Memory or RL-2 Format
 - 10 ⇒ Format RK, Register-Literal Constant or RL-3 Format
 - 11 ⇒ Format RX, Register-Indexed Address, Constant or RL-4 Format
- a General Register or Subfunction Designator
- m General Register or Subfunction Designator
- 4-bit Unsigned Literal Constant in RL Format
- D Signed Deviation Value (Two's Complement)
- y Address or Arithmetic Constant

Figure 1. Instruction Word Format

LEGEND

- B Byte pointer, 0→Upper, 1→Lower
- C Carry
- CC Condition Code
- OV Overflow
- y Contents of Second Instruction Word
- Y Effective Operand Address or Constant
- Y* Effective Operand Address in Rm
- TM I/O Transfer Mode
 - 00 → Abort Input Transfer
 - 01 → 8-bit Byte Transfer
 - 10 → 16-bit Word Transfer
 - 11 → 32-bit Dual Word Transfer
- BWC Buffer Word Count
- BAP Buffer Address Pointer
- CM Control Memory Word
- CAP Chain Address Pointer
- RTC Real-Time Clock
- () Contents of register or address
- r (R_a) 5:0
- u (R_a) 13:8
- ' 2's Complement
- : Compare



OR	XOR	AND
V 0 1	V 0 1	A 0 1
0 0 1	0 0 1	0 0 0
1 1 1	1 1 0	1 0 1




Figure 2. Status Register 1 Format




Figure 3. Status Register 2 Format




Figure 4. Page Addressing




Figure 5. Interrupt Entrance Address Index

TABLE 1. ASSIGNED MEMORY ADDRESS

Function	Address Assignment to Class		
	III	II	I
Store P addresses	110	120	130
Store SR #1 addresses	111	121	131
Store SR #2 addresses	112	122	132
Store RTC lower addresses	113	123	133
P Reload addresses	114	124	134
SR #1 Reload addresses	115	125	135
SR #2 Reload addresses	116	126	136
Store RTC upper addresses	117	127	137
I/O Command cells	140-141		
Auto start entrance	177		
External interrupt word storage	200-277		
NDRO	00-77, 300-477 Optionally expandable to 500-0777; 500-1777		

TABLE 2. INTERRUPT PRIORITY

CLASS	PRIORITY WITHIN CLASS	INTERRUPT	INTERRUPT CODE (BINARY)
Class I	1*	Power Fault	00000
	2	CPU Memory Resume	00010
	3	CPU Memory Parity	00100
	4	Reserved	00110
	5	I/O Memory Resume	01000
	6	I/O Memory Parity	01010
	7	I/O Bus Time-Out	01100
Class II	1*	CPU Instruction Fault	00000
	2*	I/O Instruction Fault	00010
	3	Floating Point Overflow or Underflow	00100
	4	Executive Return	00110
	5	RTC Overflow	01000
	6	Monitor Clock	01010
	7	CPU Write Lockout	11000
	8	I/O Write Lockout	11100
Class III	1	Intercomputer Time-Out	110
	2	External Device Interrupt	000
	3	Output Chain, I/O Monitor Interrupt	100
	4	Input Chain, I/O Monitor Interrupt	010

* Cannot be locked out by status register 1.

a-Value	m-Value	CONTROL MEMORY					
		Register Selected					
		15	14	13	12	11	0
0		TM	PS	B	BWC	(IN)	
1		BAP (IN)					
2		CAP (IN)					
3		Reserved					
4		TM	PS	B	BWC	(OUT)	
5		BAP (OUT)					
6		CAP (OUT)					
7		Alternate Sync Character *					
10		Monitor register (Serial)*					
11		Suppress register (Serial)*					
12		Mode information					
13-17		Reserved					
0-17		Channel designator					

*MIL-STD-188C or RS-232 only




Figure 6. Buffer Control Word Format




Figure 7. SFSC Operations

BITS	MIL-STD-188	RS-232
0-7	ALWAYS ONES	ALWAYS ONES
8	1 → B DISCRETE TURNED ON	1 → RING INDICATOR ON
9	1 → C DISCRETE TURNED OFF	1 → RECEIVED LINE SIGNAL DETECTOR OFF
10	1 → I DISCRETE TURNED ON	1 → I DISCRETE TURNED ON
11	ALWAYS ONE	ALWAYS ONE
12	ALWAYS ONE	ALWAYS ONE
13-15	ALWAYS ONES	ALWAYS ONES

Figure 8. Serial Channel Interrupt Word Format

TABLE 3. SERIAL I/O DISCRETE FUNCTIONS

Octal m-Value	Function	MIL-STD-188C		EIA-STD-RS232	
		Discrete	Line Designator (188C)	Discrete	Line Designator
0	Set	Loop test (internal)	—	Loop test (internal)	—
1	Clear	Loop test (internal)	—	Loop test (internal)	—
2	NoOp	—	—	—	—
3	NoOp	—	—	—	—
4	NoOp	—	—	—	—
5	NoOp	—	—	—	—
6	Set	Control Line 5	H	Disable Ring Indicator Interrupt (internal)	—
7	Clear	Control Line 5	H	Enable Ring Indicator Interrupt (internal)	—
10	Clear	Control Line 4	G	Request to Send	CA
11	Set	Control Line 4	G	Request to Send	CA
12	Clear	Control Line 3	F	New Sync	CH
13	Set	Control Line 3	F	New Sync	CH
14	Clear	Control Line 2	D	Data Terminal Ready	CD
15	Set	Control Line 2	D	Data Terminal Ready	CD
16	Clear	Control Line 1	A	Loop Test (external)	—
17	Set	Control Line 1	A	Loop Test (external)	—

TABLE 4. SERIAL I/O STATUS INTERPRETATION

Word Bit #	MIL-STD-188 Function	EIA-STD-RS232 Function
2 ⁰	Parity Error	Parity Error
2 ¹	Overrun	Overrun
2 ²	Break	Break
2 ³	E Active	Clear to Send




Figure 9. NTDS Parallel Channel Status Format




Figure 10. NATO Serial Status Format




Figure 11. RS-232 and MIL-STD-188C Status Format




Figure 12. Serial Mode Information




Figure 13. Parallel Mode Information

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Code															
0	1	0	1	0	0	1	1	0 0 X X X X X X							
Send Command Word in R_M to IOI (See Figure 17 for parallel and NATO serial channel format, and Figure 18 for RS-232 and MIL-STD-188C serial channel format.)															
0	1	0	0	0	0	1	0	IOI Status Word to R_M (See Figure 9 for parallel channel format, Figure 10 for NATO serial channel format, and Figure 11 for RS-232 and MIL-STD-188C serial channels format.)							
*	0	1	0	1	0	1	0	(R_M) to Output Data Lines, send Output Data Acknowledge							
*	0	1	0	1	0	1	0	(R_M) to Output Data Lines, send External Function Acknowledge							
*	0	1	0	0	0	1	1	Input Data Lines to R_M , send Input Data Acknowledge							

*These codes are not applicable to RS-232 or MIL-STD-188C channels. For dual parallel channels and NATO serial channels, two transfers are required to generate the complete 32-bit data word.

Figure 14. R_A Register Format (36 RR)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X X X X X X Control Memory Address															
0 0 X X X X X X Channel No.															
0 0 Reserved															
0 = Read 1 = Write															

Figure 15. R_A Control Memory Format (36 RI)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 0 X X X X X X Channel No.															

Figure 16. R_A Data Transfer Format (36 RK)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 = Clear 1 = Set } Interrupt Active															
0 0 0 - Reserved															
0 0 0 - Reserved															
0 1 0 - Output Monitor Interrupt															
0 1 1 - Input Monitor Interrupt															
1 0 0 - Reserved															
1 0 1 - Reserved															
1 1 0 - Reserved															
1 1 1 - Reserved															
0 - Clear 1 - Set } Functions Selected by Bits 7 through 5															
0 0 0 - EI Data Enable															
0 0 1 - Output Data Buffer Active															
0 1 0 - EFW/Force Buffer Active															
0 1 1 - EF Buffer Active															
1 0 0 - Loopback Mode Active															
1 0 1 - Input Data Buffer Active															
1 1 0 - Reserved															
1 1 1 - Reserved															
0 - Disable 1 - Enable } Interpretation of Interrupt Active (Bits 0 through 3)															
0 - Disable 1 - Enable } Interpretation of Data Buffer Active (Bits 4 through 7)															
1 - Clear Class III Interrupt Enable															
1 - Set Class III Interrupt Enable															
Reserved															
1 - Clear Channel															

Figure 17. R_M Command Format for Parallel Channels and NATO Serial Channels (36RR, 36RK)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 = Clear 1 = Set } Interrupt Active															
0 0 0 - Reserved															
0 0 1 - Reserved															
0 1 0 - Output Monitor Interrupt															
0 1 1 - Input Monitor Interrupt															
1 0 0 - Reserved															
1 0 1 - Reserved															
1 1 0 - Reserved															
1 1 1 - Reserved															
0 - Clear 1 - Set } Functions Selected by Bits 7 through 5															
0 0 0 - EI Data Enable															
0 0 1 - Output Data Buffer Active															
0 1 0 - Data Terminal Ready															
0 1 1 - External Loop Test															
1 0 0 - Internal Loopback Mode Active															
1 0 1 - Input Data Buffer Active															
1 1 0 - Request to Send															
1 1 1 - New Sync															
0 - Disable 1 - Enable } Interpretation Interrupt Active (Bits 0 through 3)															
0 - Disable 1 - Enable } Interpretation of Data Buffer Active (Bits 4 through 7)															
1 - Clear Class III Interrupt Enable															
1 - Set Class III Interrupt Enable															
Reserved															
1 - Clear Channel															

Figure 18. R_M Command Format for RS-232 Serial and MIL-STD-188C Serial (36RR*, 36RK**)

* For RR: Control bits 15, 11, 10, 9, and 8 are mutually exclusive; only one of these bits may be set in each command.

** For RK: Control bits 8 and 4 are set along with either 001 (output) or 101 (input) in bits 7, 6, and 5.