

OCTAL FORMAT o f a m	CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
00 0 --	--	Diagnostic return	If diagnostic jump set $R_{17} \rightarrow jP$	--	NA	--
00 3 a m	BL a,y,m	Byte load	(Y) byte $\rightarrow R_a$	0	0	X
01 0 a m	LR a,m	Load (Register)	(Rm), $\rightarrow R_a$	0	0	X
01 1 a m	LI a,m	Load (Indirect)	(Y*) $\rightarrow R_a$	0	0	X
01 2 a m	LK a,y,m	Load (Constant)	Y $\rightarrow R_a$	0	0	X
01 3 a m	L a,y,m	Load	(Y) $\rightarrow R_a$	0	0	X
02 0 a 00	PR a	Make positive	If $(R_a) < 0$, $(R_a)' \rightarrow R_a$	X	X	X
02 0 a 01	NR a	Make negative	If $(R_a) \geq 0$, $(R_a)' \rightarrow R_a$	X	X	X
02 0 a 02	RR a	Round	If $(R_a) \geq 0$, $(R_a) + (R_{a+1})15 \rightarrow R_a$ If $(R_a) < 0$, $(R_a) - (R_{a+1})15 \rightarrow R_a$	X	X	X
02 0 a 04	TCR a	Two's Complement	$(R_a)' \rightarrow R_a$	X	X	X
02 0 a 05	TCDR a	Two's Complement Double	$(R_a, R_{a+1})' \rightarrow R_a, R_{a+1}$	X	X	X
02 0 a 06	OCR a	One's Complement	(R_a) bit-by-bit complement $\rightarrow R_a$	0	0	X
02 0 a 10	IROR a	Increase R_a by 1	$(R_a) + 1 \rightarrow R_a$	X	X	X
02 0 a 11	OROR a	Decrease R_a by 1	$(R_a) - 1 \rightarrow R_a$	X	X	X
02 0 a 12	IRTR a	Increase R_a by 2	$(R_a) + 2 \rightarrow R_a$	X	X	X
02 0 a 13	DRT a	Decrease R_a by 2	$(R_a) - 2 \rightarrow R_a$	X	X	X
02 1 a m	LDI a,m	Load Double (Indirect)	$(Y^*, Y^*+1) \rightarrow R_a, R_{a+1}$	0	0	X
02 3 a m	LD a,y,m	Load Double	$(Y, Y+1) \rightarrow R_a, R_{a+1}$	0	0	X
03 0 a 00	ER a	Execute Return	Generate interrupt; $(P)+1 \rightarrow R_a$	0	0	X
03 0 a 01	SSOR a	Store SR1	$(SR1) \rightarrow R_a$	0	0	X
03 0 a 02	SSTR a	Store SR2	$(SR2) \rightarrow R_a$	0	0	X
03 0 a 03	SCR a	Store Clock	(RTC register) $15_0 \rightarrow R_a$	0	0	X
03 0 a 04	LPR a	Load P	$(R_a) \rightarrow P$	--	NA	--
03 0 a 05	LSOR a	Load SR1	$(R_a) \rightarrow SR1$	--	NA	--
03 0 a 06	LSTR a	Load SR2	$(R_a) \rightarrow SR2$	--	NA	--
03 0 a 07	LCR a	Load and enable RTC lower enable count up	$(R_a) \rightarrow$ RTC register 15_0 ; enable count up	--	NA	--
03 0 00 10	ECR	Enable Clock	Enable RTC register	--	NA	--
03 0 00 11	DCR	Disable Clock	Disable RTC register	--	NA	--
03 0 a 12	LEM a	Load and Enable Mon. clock	$(R_a) \rightarrow$ Mon. Clock reg.; enable countdown	--	NA	--
03 0 00 13	DM	Disable Monitor clock	Disable Mon. clock register	--	NA	--
03 0 a 14	LCRD a	Load and enable Clock Double	$(R_a, R_{a+1}) \rightarrow$ RTC; enable count up	--	NA	--
03 0 a 15	SCRD a	Store Clock Double	(RTC Register) $\rightarrow R_a, R_{a+1}$	--	NA	--
03 0 00 16	ECIR	Enable Clock Interrupt	Enable RTC overflow interrupt	--	NA	--
03 0 00 17	DCIR	Disable Clock Interrupt	Disable RTC overflow interrupt	--	NA	--
03 3 a m	LM a,y,m	Load multiple	$(Y... Y+m-1) \rightarrow R_a... R_m$	--	NA	--
# 04 0 a 00	SQR a	Square Root	$\sqrt{(R_a, R_{a+1}) \rightarrow R_{a+1}}$; Rem. $\rightarrow R_a$	0	X	X
04 0 a 01	RVR a	Reverse Register	Reverse (R_a)	0	0	X
04 0 a 02	CNT a	Count Ones	Number of binary ones in $R_a \rightarrow R_{a+1}$	--	NA	--
04 0 a 03	SFR a	Scale Factor	Shift (R_a, R_{a+1}) left until $(R_a)15$ $\neq (R_a)14$; shift count $\rightarrow R_{a+2}$	--	NA	--
04 3 a m	BLX a,y,m	Byte Load and index by 1	(Y) byte $\rightarrow R_a$; $(R_m)+1 \rightarrow R_m$	0	0	X
05 0 a m	SBR a,m	Set Bit	$1 \rightarrow (R_a)m$	0	0	X
05 1 a m	LXI a,m	Load and index by 1 (Indirect)	$(Y^*) \rightarrow R_a$; $(R_m)+1 \rightarrow R_m$	0	0	X
05 3 a m	LX a,y,m	Load and index by 1	$(Y) \rightarrow R_a$; $(R_m)+1 \rightarrow R_m$	0	0	X
06 0 a m	ZBR a,m	Zero Bit	$0 \rightarrow (R_a)m$	0	0	X
06 1 a m	LDXI a,m	Load Double Index by 2 (Indirect)	$(Y^*, Y^*+1) \rightarrow R_a, R_{a+1}$; $(R_m)+2 \rightarrow R_m$	0	0	X
06 3 a m	LDX a,y,m	Load Double, index by 2	$(Y, Y+1) \rightarrow R_a, R_{a+1}$; $(R_m)+2 \rightarrow R_m$	0	0	X
07 0 a m	CBR a,m	Compare Bit	Test bit m of R_a for zero	0	0	X
07 1 00 m	LPI m	Load PSW (Indirect)	$(Y^*, Y^*+1, Y^*+2) \rightarrow P, SR1, SR2$	--	NA	--
07 3 00 m	LP y,m	Load PSW	$(Y, Y+1, Y+2) \rightarrow P, SR1, SR2$	--	NA	--
10 0 a m	LRSR a,m	Logical Right Shift (Register)	Shift (R_a) right $(R_m)5_0$ places, zero fill	0	0	X
10 2 a m	LRS a,y,m	Logical Right Shift	Shift (R_a) right $Y5_0$ places, zero fill	0	0	X
10 3 a m	BS a,y,m	Byte Store	$(R_a)7_0 \rightarrow Y$ byte	--	NA	--
11 0 a m	ARSA a,m	Algebraic Right Shift (Register)	Shift (R_a) right $(R_m)5_0$ places, sign fill	0	0	X
11 1 a m	SI a,m	Store (Indirect)	$(R_a) \rightarrow Y^*$	--	NA	--
11 2 a m	ARS a,y,m	Algebraic Right Shift	Shift (R_a) right $Y5_0$ places, sign fill	0	0	X
11 3 a m	S a,y,m	Store	$(R_a) \rightarrow Y$	--	NA	--
12 0 a m	LRDR a,m	Logical Right Double shift	Shift (R_a, R_{a+1}) right $(R_m)5_0$ places, zero fill	0	0	X
12 1 a m	SDI a,m	Store Double (Indirect)	$(R_a, R_{a+1}) \rightarrow Y^*, Y^*+1$	--	NA	--
12 2 a m	LRD a,y,m	Logical Right Double shift (Register)	Shift (R_a, R_{a+1}) right $Y5_0$ places, zero fill	0	0	X
12 3 a m	SD a,y,m	Store Double	$(R_a, R_{a+1}) \rightarrow Y, Y+1$	--	NA	--

Optional Math Pac Instructions Count = 31 for all zeros or all ones.

OCTAL FORMAT o f a m	CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
13 0 a m	ARDR a,m	Algebraic Right Double shift	Shift (R_a, R_{a+1}) right $(R_m)5_0$ places, sign fill	0	0	X
13 2 a m	ARD a,y,m	Algebraic Right Double shift	Shift (R_a, R_{a+1}) right $Y5_0$ places, sign fill	0	0	X
13 3 a m	SM a,y,m	Store Multiple	$(R_a... R_m) \rightarrow Y... Y+m-a$	--	NA	--
14 0 a m	ALS a,m	Algebraic Left shift (Register)	Shift (R_a) left $(R_m)5_0$ places, zero fill	0	X	X
14 2 a m	ALS a,y,m	Algebraic Left shift	Shift (R_a) left $Y5_0$ places, zero fill	0	X	X
14 3 a m	BSX a,y,m	Byte Store, index by 1	$(R_a)7_0 \rightarrow Y$ byte; $(R_m)+1 \rightarrow R_m$	--	NA	--
15 0 a m	Y $\rightarrow R_a$	Circular Left shift (Register)	Shift (R_a) circularly left $(R_m)5_0$ places	0	0	X
15 1 a m	SXI a,m	Store index by 1 (Indirect)	$(R_a) \rightarrow Y^*$; $(R_m)+1 \rightarrow R_m$	--	NA	--
15 2 a m	CLS a,y,m	Circular Left shift	Shift (R_a) circularly left $Y5_0$ places	0	0	X
15 3 a m	SX a,y,m	Store, index by 1	$(R_a) \rightarrow Y$; $(R_m)+1 \rightarrow R_m$	--	NA	--
16 0 a m	ALDR a,m	Algebraic Left Double shift (Register)	Shift (R_a, R_{a+1}) left $(R_m)5_0$ places, zero fill	0	X	X
16 1 a m	SDXI a,m	Store Double index by 2 (Indirect)	$(R_a, R_{a+1}) \rightarrow Y^*, Y^*+1$; $(R_m)+2 \rightarrow R_m$	--	NA	--
16 2 a m	ALD a,y,m	Algebraic Left Double shift	Shift (R_a, R_{a+1}) left $Y5_0$ places, zero fill	0	X	X
16 3 a m	SDX a,y,m	Store Double, index by 2	$(R_a, R_{a+1}) \rightarrow (Y, Y+1)$; $(R_m)+2 \rightarrow R_m$	--	NA	--
17 0 a m	CLDR a,m	Circular Left Double shift (Register)	Shift (R_a, R_{a+1}) circularly left $(R_m)5_0$ places	0	0	X
17 1 00 m	SZI m	Store Zeros (Indirect)	$0 \rightarrow Y^*$	--	NA	--
17 2 a m	CLD a,y,m	Circular Left Double shift	Shift (R_a, R_{a+1}) circularly left $Y5_0$ places	0	0	X
17 3 00 m	SZ y,m	Store Zeros	$0 \rightarrow Y$	--	NA	--
20 0 a m	SUR a,m	Subtract (Register)	$(R_a) - (R_m) \rightarrow R_a$	X	X	X
20 1 a m	SUI a,m	Subtract (Indirect)	$(R_a) - (Y^*) \rightarrow R_a$	X	X	X
20 2 a m	SUK a,y,m	Subtract (Constant)	$(R_a) - Y \rightarrow R_a$	X	X	X
20 3 a m	SU a,y,m	Subtract	$(R_a) - (Y) \rightarrow R_a$	X	X	X
21 0 a m	SUDR a,m	Subtract Double (Register)	$(R_a, R_{a+1}) - (R_m, R_{m+1}) \rightarrow R_a, R_{a+1}$	X	X	X
21 1 a m	SUDI a,m	Subtract Double (Indirect)	$(R_a, R_{a+1}) - (Y^*, Y^*+1) \rightarrow R_a, R_{a+1}$	X	X	X
21 3 a m	SUD a,y,m	Subtract Double	$(R_a, R_{a+1}) - (Y, Y+1) \rightarrow R_a, R_{a+1}$	X	X	X
22 0 a m	AR a,m	Add (Register)	$(R_a) + (R_m) \rightarrow R_a$	X	X	X
22 1 a m	AI a,m	Add (Indirect)	$(R_a) + (Y^*) \rightarrow R_a$	X	X	X
22 2 a m	AK a,y,m	Add (Constant)	$(R_a) + Y \rightarrow R_a$	X	X	X
22 3 a m	A a,y,m	Add	$(R_a) + (Y) \rightarrow R_a$	X	X	X
23 0 a m	ADR a,m	Add Double (Register)	$(R_a, R_{a+1}) + (R_m, R_{m+1}) \rightarrow R_a, R_{a+1}$	X	X	X
23 1 a m	ADI a,m	Add Double (Indirect)	$(R_a, R_{a+1}) + (Y^*, Y^*+1) \rightarrow R_a, R_{a+1}$	X	X	X
23 3 a m	AD a,y,m	Add Double	$(R_a, R_{a+1}) + (Y, Y+1) \rightarrow R_a, R_{a+1}$	X	X	X
24 0 a m	CR a,m	Compare (Register)	$(R_a) > (R_m)$	X	X	X
24 1 a m	CI a,m	Compare (Indirect)	$(R_a) > (Y^*)$	X	X	X
24 2 a m	CK a,y,m	Compare (Constant)	$(R_a) > Y$	X	X	X
24 3 a m	C a,y,m	Compare	$(R_a) > (Y)$	X	X	X
25 0 a m	CDR a,m	Compare Double (Register)	$(R_a, R_{a+1}) > (R_m, R_{m+1})$	X	X	X
25 1 a m	CDI a,m	Compare Double (Indirect)	$(R_a, R_{a+1}) > (Y^*, Y^*+1)$	X	X	X
25 3 a m	CD a,y,m	Compare Double	$(R_a, R_{a+1}) > (Y, Y+1)$	X	X	X
26 0 a m	MR a,m	Multiply (Register)	$(R_{a+1}) \cdot (R_m) \rightarrow R_a, R_{a+1}$	0	0	X
26 1 a m	MI a,m	Multiply (Indirect)	$(R_{a+1}) \cdot (Y^*) \rightarrow R_a, R_{a+1}$	0	0	X
26 2 a m	MK a,y,m	Multiply (Constant)	$(R_{a+1}) \cdot Y \rightarrow R_a, R_{a+1}$	0	0	X
26 3 a m	M a,y,m	Multiply	$(R_{a+1}) \cdot (Y) \rightarrow R_a, R_{a+1}$	0	0	X
27 0 a m	DR a,m	Divide (Register)	$(R_a, R_{a+1}) / (R_m) \rightarrow R_{a+1}$; remainder $\rightarrow R_a$	0	X	X
27 1 a m	DI a,m	Divide (Indirect)	$(R_a, R_{a+1}) / (Y^*) \rightarrow R_{a+1}$; remainder $\rightarrow R_a$	0	X	X
27 2 a m	DK a,y,m	Divide (Constant)	$(R_a, R_{a+1}) / Y \rightarrow R_{a+1}$; remainder $\rightarrow R_a$	0	X	X
27 3 a m	D a,y,m	Divide	$(R_a, R_{a+1}) / (Y) \rightarrow R_{a+1}$; remainder $\rightarrow R_a$	0	X	X
30 0 a m	ANDR a,m	AND (Register)	$(R_a) \& (R_m) \rightarrow R_a$	0	0	X
30 0 0 0	NOP	No Operation (software)	$(R_a) \& (R_a) \rightarrow R_a$	0	0	X
30 0 0 0	NOPD	No Operation Double (software)	$(R_a) \& (R_a) \rightarrow R_a$; $(R_b) \& (R_b) \rightarrow R_b$	0	0	X
30 1 a m	ANDI a,m	AND (Indirect)	$(R_a) \& (Y^*) \rightarrow R_a$	0	0	X
30 2 a m	ANDK a,y,m	AND (Constant)	$(R_a) \& Y \rightarrow R_a$	0	0	X
30 3 a m	AND a,y,m	AND	$(R_a) \& (Y) \rightarrow R_a$	0	0	X
31 0 a m	ORR a,m	OR (Register)	$(R_a) \vee (R_m) \rightarrow R_a$	0	0	X
31 1 a m	ORi a,m	OR (Indirect)	$(R_a) \vee (Y^*) \rightarrow R_a$	0	0	X
31 2 a m	ORK a,y,m	OR (Constant)	$(R_a) \vee Y \rightarrow R_a$	0	0	X
31 3 a m	OR a,y,m	OR	$(R_a) \vee (Y) \rightarrow R_a$	0	0	X
32 0 a m	XORR a,m	Exclusive OR (Register)	$(R_a) \oplus (R_m) \rightarrow R_a$	0	0	X
32 1 a m	XORi a,m	Exclusive OR (Indirect)	$(R_a) \oplus (Y^*) \rightarrow R_a$	0	0	X
32 2 a m	XORR a,y,m	Exclusive OR (Constant)	$(R_a) \oplus Y \rightarrow R_a$	0	0	X
32 3 1 m	XOR a,y,m	Exclusive OR	$(R_a) \oplus (Y) \rightarrow R_a$	0	0	X

OCTAL FORMAT o f a m	CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
33 0 a m	MSR a,m	Masked Substitute (Register)	If $(R_{a+1})_n = 1$; $(R_m)_n \rightarrow R_{an}$	0	0	X
33 1 a m	MSI a,m	Masked Substitute (Indirect)	If $(R_{a+1})_n = 1$; $(Y^*)_n \rightarrow R_{an}$	0	0	X
33 2 a m	MSK a,y,m	Masked Substitute (Constant)	If $(R_{a+1})_n = 1$; $Y_n \rightarrow R_{an}$	0	0	X
33 3 a m	MS a,y,m	Masked Substitute	If $(R_{a+1})_n = 1$; $Y_n \rightarrow R_{an}$	0	0	X
34 0 a m	CMR a,m	Compare Masked (Register)	$[(R_a) \oplus (R_{a+1})] > [(R_m) \oplus (R_{a+1})]$	0	0	X
34 1 a m	CMi a,m	Compare Masked (Indirect)	$[(R_a) \oplus (R_{a+1})] > [(Y^*) \oplus (R_{a+1})]$	0	0	X
34 2 a m	CMK a,y,m	Compare Masked (Constant)	$[(R_a) \oplus (R_{a+1})] > [(Y) \oplus (R_{a+1})]$	0	0	X
34 3 a m	CM a,y,m	Compare Masked	$[(R_a) \oplus (R_{a+1})] > [(Y) \oplus (R_{a+1})]$	0	0	X
35 0 00 00	IOCR	Input/Output Command	Execute $(O140)$; $0 \rightarrow O14015,14$	--	NA	--
35 1 00 m	BFI m	Biased Fetch (Indirect)	$(Y^*)15 \rightarrow CC$; $1 \rightarrow Y^*15,14$	0	0	X
35 2 00 m	REX y,m	Remote Execute	Execute (Y) ; $(Y) + 2 \rightarrow Y$	--	NA	--
35 3 00 m	BF y,m	Biased Fetch	$(Y)15 \rightarrow CC$; $1 \rightarrow Y15,14$	0	0	X
# 37 0 a m	See page 6	Trig & Hyperbolic				
40 0 0 0 m	JER m	Jump Equal	If CC indicates = or 0; $(R_m) \rightarrow P$	--	NA	--
40 0 0 1 m	JNER m	Jump Not Equal	If CC indicates \neq or not 0; $(R_m) \rightarrow P$	--	NA	--
40 0 0 2 m	JGER m					

OCTAL FORMAT o f a m	CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
45 0 a m	JNZR a,m	Jump Not Zero (Register)	If (R _a) ≠ 0; (R _m) → P	-	NA	-
45 1 d	LJNE xD	Local Jump Not Equal	If CC indicates ≠ or not 0; (P) + xD → P	-	NA	-
45 2 a m	JNZ a,y,m	Jump Not Zero	If (R _a) ≠ 0; Y → P	-	NA	-
45 3 a m	JNZ a,*y,m	Jump Not Zero	If (R _a) ≠ 0; (Y) → P	-	NA	-
46 0 a m	JPR a,m	Jump Positive (Register)	If (R _a) > 0; (R _m) → P	-	NA	-
46 1 d	LJGE xD	Local Jump Greater or Equal	If CC indicates ≥ or +; (P) + xD → P	-	NA	-
46 2 a m	JP a,y,m	Jump Positive	If (R _a) > 0; Y → P	-	NA	-
46 3 a m	JP a,*y,m	Jump Positive	If (R _a) > 0; (Y) → P	-	NA	-
47 0 a m	JNR a,m	Jump Negative (Register)	If (R _a) < 0; (R _m) → P	-	NA	-
47 1 d	LJLS xD	Local Jump Less	If CC indicates < or -; (P) + xD → P	-	NA	-
47 2 a m	JN a,y,m	Jump Negative	If (R _a) < 0; Y → P	-	NA	-
47 3 a m	JN a,*y,m	Jump Negative	If (R _a) < 0; (Y) → P	-	NA	-
# 50 0 a m	FSUR a,m	Floating point subtract (Register)	(R _a , R _{a+1}) - (R _m , R _{m+1}) → R _a , R _{a+1} ; Res. → R _{a+2} , R _{a+3}	0	X	X
# 50 1 a m	FSUI a,m	Floating point Subtract (Indirect)	(R _a , R _{a+1}) - (Y*, Y*+1) → R _a , R _{a+1} ; Res. → R _{a+2} , R _{a+3}	0	X	X
# 50 3 a m	FSU a,y,m	Floating point Subtract	(R _a , R _{a+1}) - (Y, Y+1) → R _a , R _{a+1} ; Res. → R _{a+2} , R _{a+3}	0	X	X
# 51 0 a m	FAR a,m	Floating point Add (Register)	(R _a , R _{a+1}) + (R _m , R _{m+1}) → R _a , R _{a+1} ; Res. → R _{a+2} , R _{a+3}	0	X	X
# 51 1 a m	FAI a,m	Floating point Add (Indirect)	(R _a , R _{a+1}) + (Y*, Y*+1) → R _a , R _{a+1} ; Res. → R _{a+2} , R _{a+3}	0	X	X
# 51 3 a m	FA a,y,m	Floating point Add	(R _a , R _{a+1}) + (Y, Y+1) → R _a , R _{a+1} ; Res. → R _{a+2} , R _{a+3}	0	X	X
# 52 0 a m	FMR a,m	Floating point Multiply (Register)	(R _a , R _{a+1}) · (R _m , R _{m+1}) → R _a , R _{a+1} , R _{a+2} , R _{a+3}	0	X	X
# 52 1 a m	FMI a,m	Floating point Multiply (Indirect)	(R _a , R _{a+1}) · (Y*, Y*+1) → R _a , R _{a+1} , R _{a+2} , R _{a+3}	0	X	X
# 52 3 a m	FM a,y,m	Floating point Multiply	(R _a , R _{a+1}) · (Y, Y+1) → R _a , R _{a+1} , R _{a+2} , R _{a+3}	0	X	X
# 53 0 a m	FDR a,m	Floating point Divide (Register)	(R _a , R _{a+1}) / (R _m , R _{m+1}) → R _a , R _{a+1} ; Rem. → R _{a+2} , R _{a+3}	0	X	X
# 53 1 a m	FDI a,m	Floating point Divide (Indirect)	(R _a , R _{a+1}) / (Y*, Y*+1) → R _a , R _{a+1} ; Rem. → R _{a+2} , R _{a+3}	0	X	X
# 53 3 a m	FD a,y,m	Floating point Divide	(R _a , R _{a+1}) / (Y, Y+1) → R _a , R _{a+1} ; Rem. → R _{a+2} , R _{a+3}	0	X	X
54 0 a m	LARR a,m	Load Address Register (Register)	(R _m) → AR _r SEE LEGEND	-	NA	-
54 1 a m	LARI a,m	Load Address Register (Indirect)	(Y*) → AR _r	-	NA	-
54 3 a m	LARM a,y,m	Load Address Register Multiple	(Y, ... Y + u) → AR _r ... AR ₁ + u	-	NA	-
55 0 a m	SARR a,m	Store Address Register (Register)	(AR _r) → R _m	-	NA	-
55 1 a m	SARI a,m	Store Address Register (Indirect)	(AR _a) → Y*	-	NA	-
55 3 a m	SARM a,y,m	Store Address Register Multiple	(AR _r ... AR ₁ + u) → Y, ... Y + u	-	NA	-
# 56 0 a m	MDR a,m	Multiply Double (Register)	(R _a , R _{a+1}) · (R _m , R _{m+1}) → R _a , R _{a+1} , R _{a+2} , R _{a+3}	0	0	X
# 56 1 a m	MDI a,m	Multiply Double (Indirect)	(R _a , R _{a+1}) · (Y*, Y*+1) → R _a , R _{a+1} , R _{a+2} , R _{a+3}	0	0	X
# 56 3 a m	MD a,y,m	Multiply Double	(R _a , R _{a+1}) · (Y, Y+1) → R _a , R _{a+1} , R _{a+2} , R _{a+3}	0	0	X
# 57 0 a m	DDR a,m	Divide Double (Register)	(R _a , R _{a+1} , R _{a+2} , R _{a+3}) / (R _m , R _{m+1}) → R _{a+2} , R _{a+3} ; Rem. → R _a , R _{a+1}	0	X	X
# 57 1 a m	DDI a,m	Divide Double (Indirect)	(R _a , R _{a+1} , R _{a+2} , R _{a+3}) / (Y*, Y*+1) → R _{a+2} , R _{a+3} ; Rem. → R _a , R _{a+1}	0	X	X
# 57 3 a m	DD a,y,m	Divide Double	(R _a , R _{a+1} , R _{a+2} , R _{a+3}) / (Y, Y+1) → R _{a+2} , R _{a+3} ; Rem. → R _a , R _{a+1}	0	X	X
60 0 a m	LLRS a,m	Literal Logical Right Shift	Shift (R _a) right m places, zero fill	0	0	X
60 1 a m	LARS a,m	Literal Algebraic Right Shift	Shift (R _a) right m places, sign fill	0	0	X
60 2 a m	LLRD a,m	Literal Logical Right Double shift	Shift (R _a , R _{a+1}) right m places, zero fill	0	0	X
60 3 a m	LARD a,m	Literal Algebraic Right Double shift	Shift (R _a , R _{a+1}) right m places, sign fill	0	0	X
61 0 a m	LALS a,m	Literal Algebraic Left Shift	Shift (R _a) left m places, zero fill	0	X	X
61 1 a m	LCLS a,m	Literal Circular Left Shift	Shift (R _a) left circular m places	0	0	X
61 2 a m	LALD a,m	Literal Algebraic Left Double shift	Shift (R _a , R _{a+1}) left m places, zero fill	0	X	X
61 3 a m	LCLD a,m	Literal Circular Left Double shift	Shift (R _a , R _{a+1}) left circular m places	0	0	X

Optional Math Pac Instructions

OCTAL FORMAT o f a m	CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
62 0 a m	LSU a,m	Literal Subtract	(R _a) - m → R _a	X	X	X
62 1 a m	LSUD a,m	Literal Subtract Double	(R _a , R _{a+1}) - m → R _a , R _{a+1}	X	X	X
62 2 a m	LA a,m	Literal Add	(R _a) + m → R _a	X	X	X
62 3 a m	LAD a,m	Literal Add Double	(R _a , R _{a+1}) + m → R _a , R _{a+1}	X	X	X
63 0 a m	LL a,m	Literal Load	m → R _a	0	0	X
63 1 a m	LC a,m	Literal Compare	(R _a) : m	X	X	X
63 2 a m	LMUL a,m	Literal Multiply	(R _{a+1}) · m → R _a , R _{a+1}	0	0	X
63 3 a m	LDIV a,m	Literal Divide	(R _a , R _{a+1}) / m → R _{a+1} ; remainder → R _a	0	0	X
64 3 a m	BSU a,y,m	Byte Subtract	(R _a) - (Y) byte → R _a	X	X	X
65 3 a m	BA a,y,m	Byte Add	(R _a) + (Y) byte → R _a	X	X	X
66 3 a m	BC a,y,m	Byte Compare	(R _a) : (Y) byte	X	X	X
67 1 a m	UMI a,m	User Macro	Reserved for User Macro	-	NA	-
67 2 a m	UMK a,y,m	User Macro	Reserved for User Macro	-	NA	-
67 0 a m	UM1 a,m	User Macro	Reserved for User Macro	-	NA	-
	UM2 a,m					
67 1 a m	UMI a,m	User Macro	Reserved for User Macro	-	NA	-
67 2 a m	UMK a,y,m	User Macro	Reserved for User Macro	-	NA	-
67 3 a m	BCX a,y,m	Byte Compare and Index By 1	(R _a) : (Y) byte ; (R _m) + 1 → R _m	X	X	X

COMMAND/CHAIN INSTRUCTION						
70 0 00 00	ACR m	Channel Control	Master clear all channels			
70 0 00 04	ACR m	Channel Control	Enable external interrupts, all channels			
	CCR 0,m					
70 0 00 05	ACR m	Channel Control	Disable external interrupts, all channels			
	CCR 0,m					
70 0 00 06	ACR m	Channel Control	Enable Class III, Priority 2, 3, 4 interrupts			
	CCR 0,m					
70 0 00 07	ACR m	Channel Control	Disable Class III, Priority 2, 3, 4 interrupts			
	CCR 0,m					
70 0 a 10	CCR a,m	Channel Control	Master clear chan. a			
70 0 a 14	CCR a,m	Channel Control	Enable chan. a interrupts			
70 0 a 15	CCR a,m	Channel Control	Disable chan. a interrupts			
70 0 a 16	CCR a,m	Channel Control	Enable chan. a Class III, Priority 2, 3, 4 interrupts			
70 0 a 17	CCR a,m	Channel Control	Disable chan. a Class III, Priority 2, 3, 4 interrupts			

COMMAND INSTRUCTION						
71 2 a 02	ICK a,y	Initiate Input Chain	Y → Channel a Chain Pointer; initiate input chain			
71 2 a 06	OCK a,y	Initiate Output Chain	Y → Channel a Chain Pointer; initiate output chain			
71 3 a m	WIM a,y,m	Write Control Memory	(Y) → Chan. a CM _m (See Figure 6)			
	WCM am, y					
72 3 a m	RIM a,y,m	Read Control Memory	Chan. a (CM _m) → Y (See Figure 6)			
	RCM am,y					
76 0 a m	SICR a,m	Serial Interface Control	Set or clear chan. a discrete function by Table 3			
76 3 a m	SST a,y	Store Serial Status	Channel a Serial Status bits → Y (See Table 4)			

CHAIN INSTRUCTION						
70 3 00 00	IO a,y	Input Data	(Y, Y+1) → BCW, BAP; initiate transfer			
70 3 01 00	IO a,y	Output Data	(Y, Y+1) → BCW, BAP; initiate transfer			
70 3 02 00	IO a,y	External Function	(Y, Y+1) → BCW, BAP; initiate transfer			
70 3 03 00	IO a,y	Force External Function	(Y, Y+1) → BCW, BAP; initiate transfer			
71 2 00 m	LCKM m,y	Load Control Memory	Y → CM _m (See Figure 6)			
71 3 00 m	LCM m,y	Load Control Memory	(Y) → CM _m (See Figure 6)			
72 3 00 m	SCM m,y	Store Control Memory	(CM _m) → Y (See Figure 6)			
73 0 00 00	HCR	Halt Chain	Halt chaining			
73 0 01 00	IPR	Interrupt Processor	Generate chain interrupt			
73 3 00 00	ZF y	Zero Flag	0 → Y 15, 14			
73 3 01 00	SF y	Set Flag	1 → Y 15, 14			
74 2 00 00	SJMC a,y	Serial Jump on Met Condition	Unconditional Y → CAP; clear flag			
74 2 01 00	SJMC a,y	Serial Jump on Met Condition	If suppress flag not set, Y → CAP; clear flag			
74 2 02 00	SJMC a,y	Serial Jump on Met Condition	If monitor flag set, Y → CAP; clear flag			
75 0 00 m	SFSC m	Search For Sync	Perform function(s) assigned to m-bits per Figure 7			
76 0 00 m	CSIR m	Serial Interface Control	Set or clear discrete function per Table 3			
76 3 00 m	CSST y	Store Serial Status	Serial Status bits → Y; See Table 4			




Figure 5. Interrupt Entrance Address Index

TABLE 1. ASSIGNED MEMORY ADDRESS

Function	Address Assignment to Class		
	III	II	I
Store P addresses	110	120	130
Store SR # 1 addresses	111	121	131
Store SR # 2 addresses	112	122	132
Store RTC lower addresses	113	123	133
P Reload addresses	114	124	134
SR # 1 Reload addresses	115	125	135
SR # 2 Reload addresses	116	126	136
Store RTC upper addresses	117	127	137
I/O Command cells	140-141		
Auto start entrance	177		
External interrupt word storage	200-217		
NDRO	00-77, 300-477		

TABLE 2. INTERRUPT PRIORITY

Class	Priority Within Class	Interrupt	Binary Interrupt Code Generated
Class I, Hardware Errors	1	Power Fault	000
	2	Memory Resume	001
Class II, Software Interrupts	1	CP Instruction Fault	000
	2	I/O Instruction Fault	001
	3	#F.P. Overflow/Underflow Interrupt	010
	4	Executive Return Instruction	011
	5	RTC Overflow	100
	6	Monitor Clock	101
Class III, IOC Interrupts	1	Intercomputer Time-Out	11
	2	External Interrupt or Discrete Interrupt (1)	00
	3	Output Chain Interrupt	10
	4	Input Chain Interrupt	01

(1) Serial MIL-STD-188C or EIA-STD-RS 232C Channels
Optional Math Pac function

a-Value	m-Value	CONTROL MEMORY Register Selected					
		15	14	13	12	11	0
0-17	0	TM	0	B	BWC (IN)		
	1	BAP (IN)					
	2	CAP (IN)					
	3	Not used					
	4	TM	0	B	BWC (OUT)		
	5	BAP (OUT)					
	6	CAP (OUT)					
	7	Not used					
	10	Monitor register (Serial)					
	11	Suppress register (Serial)					
	12	Serial mode information*					
	13-17	Not used					

a-Value	m-Value	BITS INTERPRETED
0	0	0 0 ⇒ 5-BIT CHARACTER
0	1	0 1 ⇒ 6-BIT CHARACTER
0	2	1 0 ⇒ 7-BIT CHARACTER
0	3	1 1 ⇒ 8-BIT CHARACTER
0	4	0 ⇒ SELECT ODD PARITY
0	5	1 ⇒ SELECT EVEN PARITY
0	6	0 ⇒ DISABLE PARITY CHECKING
0	7	1 ⇒ ENABLE PARITY CHECKING
0	8	0 ⇒ ONE STOP-BIT — ASYNCHRONOUS
0	9	1 ⇒ TWO STOP-BITS
0	10	ASYNCHRONOUS CLOCK SPEED SELECTION
0	11	00 ⇒ LOWEST SPEED 11 ⇒ HIGHEST SPEED

Figure 6. I/O Control Memory




Figure 7. SFSC Operations




Figure 8. Serial Channel Interrupt Word Format

TABLE 3. SERIAL I/O DISCRETE FUNCTIONS

Octal m-Value	Function	MIL-STD-188C		EIA-STD-RS232	
		Line Designator	Discrete	Discrete	Line Designator
0	Set	—	Loop test (internal)	Loop test (internal)	—
1	Clear	—	Loop test (internal)	Loop test (internal)	—
2	Clear	—	Not used	Spare	—
3	Set	—	Not used	Spare	—
4	Clear	J	Control Line 6	Spare	—
5	Set	J	Control Line 6	Spare	—
6	Clear	H	Control Line 5	Enable Ring Indicator	CE
7	Set	H	Control Line 5	Enable Ring Indicator	CE
10	Clear	G	Control Line 4	Request to Send	CA
11	Set	G	Control Line 4	Request to Send	CA
12	Clear	F	Control Line 3	New Sync	CH
13	Set	F	Control Line 3	New Sync	CH
14	Clear	D	Control Line 2	Data Terminal Ready	CD
15	Set	D	Control Line 2	Data Terminal Ready	CD
16	Clear	A	Control Line 1	Loop Test (external)	—
17	Set	A	Control Line 1	Loop Test (external)	—

TABLE 4. SERIAL I/O STATUS INTERPRETATION

Word Bit #	MIL-STD-188C Function	EIA-STD-RS232 Function	Description
2 ⁰	Break	Break	STOP-bit not detected (asynchronous mode only)
2 ¹	Overrun	Overrun	Input word not stored before another is transmitted.
2 ²	Parity Error	Parity Error	Parity error detected in an input word.
2 ³	E Active	Clear to Send	Line is set "active" by an external device.