



AN/UYK-44(V)

DATA PROCESSING SET

REFERENCE

GUIDE



**AN/UYK-44(V)**

**DATA PROCESSING SET**

REFERENCE

GUIDE

 **SPERRY**



SYMBOL CONVENTION

o	The operation code of an instruction.
f	The format code designator of an instruction or a subfunction designator.
a	The a--designator of an instruction.
m	The m--designator of an instruction.
am	The combined a-- and m--designators used to denote an I/O controller control memory address.
j	The j--designator of an indirect word.
x	The x--designator of an indirect word.
y	The 16-bit operand of a 32-bit instruction.
d	The two's complement number from bits 7-0 of an RI Type 1 instruction, with bit 7 extended to fill.
R <sub>a</sub>	The general register designated by a.
R <sub>m</sub>	The general register designated by m.
R <sub>m</sub> *	The general register designated by m in the inactive set of general registers.
()	The contents of. For example, (R <sub>a</sub> ) refers to the contents of the general register designated by a.
→	Is transmitted to. For example, (R <sub>m</sub> )→R <sub>a</sub> means the contents of R <sub>m</sub> is transmitted to R <sub>a</sub> .
+	Addition.
-	Subtraction.
*	Multiplication.
/	Division.
⊙	Logical AND (Logical Product).
⊕	Logical OR (Logical Sum).
⊖	Logical Exclusive OR (Logical Difference).
⊘	Arithmetic comparison.
::	Logical comparison.
P	The program address register.
Y*	The effective operand address contained in R <sub>m</sub> . R <sub>0</sub> may be used for R <sub>m</sub> .
Y**	A 32-bit physical address operand.
Y	Effective operand of 32-bit instructions except for RX format jump instruction whose effective operand is (Y).
	Y=y+(R <sub>m</sub> ), for all but R <sub>0</sub> .
	Y=y, for R <sub>0</sub> only.
	Y=(P)+d, sign extended to 16 bits.
Y <sub>Rm,Rm+1</sub>	The RX address formed using the 32-bit value of (R <sub>m</sub> ,R <sub>m+1</sub> ) in place of (R <sub>m</sub> ) as the index.
]	Executive mode instruction.
#	Optional MATH PAC instruction.
*	r = bits 0-7 of R <sub>a</sub> , u = bits 8-15 of R <sub>a</sub> .

CPU REPERTOIRE

HEXADECI-MAL FORMAT	OCTAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	SRI BITS 11 10 9-8 C OV CC	
00	1 00	0 01	ICR a	Initiate CP BIT	Execute the CP BIT Subtest specified by (R <sub>0</sub> ); 0	- - -
00 0 2	00 0 0	02	SRM	RAM BIT Sig to 7B-7D	BIT Signature to CP Control Memory 7B thru 7D	- - -
00 0 3	00 0 0	03	LRM	7B-7D to RAM BIT Sig	CP Control Memory 7B thru 7D to BIT Signature	- - -
00 0 4	00 0 0	04	IMP	Initiate MP BIT	Execute maintenance panel subtest	- - -
00 0 5	00 0 0	05	IDS	Initiate/Update Deadstick	Activate/reset the deadstick timer	- - -
02	0 m	2 a m	SPT a,y,m	Stack Put Top	(Y)-(R <sub>a</sub> ); (R <sub>a</sub> )-Y	- - -
03	a m	0 3 a m	BL a,y,m	Byte Load	(Y) <sub>byte</sub> →R <sub>a</sub>	0 0 X
04	a m	0 1 0 a m	LR a,m	Load (Register)	(R <sub>a</sub> )→R <sub>a</sub>	0 0 X X
05	a m	0 1 1 a m	LI a,m	Load (Indirect)	(Y*)→R <sub>a</sub>	0 0 X X
06	a m	0 1 2 a m	LK a,y,m	Load (Constant)	Y→R <sub>a</sub>	0 0 X X
07	a m	0 1 3 a m	L a,y,m	Load	(Y)→R <sub>a</sub>	0 0 X X
08	a 0	02 0 0	00 PR a	Make Positive (Register)	If (R <sub>a</sub> )<0, (R <sub>a</sub> )→R <sub>a</sub> If (R <sub>a</sub> )>0, (R <sub>a</sub> ) unchanged	X X X X
08	a 1	02 0 0	01 NR a	Make Negative (Register)	If (R <sub>a</sub> )<0, (R <sub>a</sub> )→R <sub>a</sub> If (R <sub>a</sub> )>0, (R <sub>a</sub> ) unchanged	X X X X
08	a 2	02 0 0	02 RR a	Round (Register)	(R <sub>a</sub> )←(R <sub>a</sub> )/15→R <sub>a</sub>	0 0 X X
08	a 4	02 0 0	04 TCR a	Two's Complement	0-(R <sub>a</sub> )→R <sub>a</sub>	X X X X
08	a 5	02 0 0	05 TCDR a	Two's Complement Double (Register)	0-(R <sub>a</sub> , R <sub>a</sub> 01)→R <sub>a</sub> , R <sub>a</sub> 01	X X X X
08	a 6	02 0 0	06 OCR a	One's Complement	FFFF(R <sub>a</sub> )→R <sub>a</sub>	0 0 X X
08	a 8	02 0 0	10 IROR a	Increase by 1 (Register)	(R <sub>a</sub> +1)→R <sub>a</sub>	X X X X
08	a 9	02 0 0	11 DROR a	Decrease by 1 (Register)	(R <sub>a</sub> -1)→R <sub>a</sub>	X X X X
08	a A	02 0 0	12 ITR a	Increase by 2 (Register)	(R <sub>a</sub> +2)→R <sub>a</sub>	X X X X
08	a B	02 0 0	13 DTR a	Decrease by 2 (Register)	(R <sub>a</sub> -2)→R <sub>a</sub>	X X X X
08	a D	02 0 0	15 EBIT a	Execute BIT	(R15)→up	- - -
09	a m	02 1 a m	LDI a,m	Load Double (Indirect)	(Y*, Y*01)→R <sub>a</sub> , R <sub>a</sub> 01	0 0 X X
08	a m	02 3 a m	LD a,m	Load Double (Index)	(Y*01)→R <sub>a</sub> , R <sub>a</sub> 01	0 0 X X
0C	a 0	03 0 0	00 ER a	Executive Return (Register)	If Class II interrupts enabled, (P)+1→R <sub>a</sub>	0 0 X X
0C	a 1	03 0 0	01 SSOR a	Store Status Register 1 (Register)	(SR1)→R <sub>a</sub>	0 0 X X
0C	a 2	03 0 0	02 SS2R a	Store Status Register 2 (Register)	(SR2)→R <sub>a</sub>	0 0 X X
0C	a 3	03 0 0	03 SCR a	Store Real Time Clock Lower (Register)	(RTC) <sub>15-0</sub> →R <sub>a</sub>	0 0 X X
0C	a 4	03 0 0	04 LPR a	Load P Register	(R <sub>a</sub> )→P	- - -
0C	a 5	03 0 0	05 LSOR a	Load Status Register 1 (Register)	(R <sub>a</sub> )→SR1	- - -
0C	a 6	03 0 0	06 LSTR a	Load Status Register 2 (Register)	(R <sub>a</sub> )→SR2	- - -
0C	a 7	03 0 0	07 LCR a	Load Real Time Clock Lower (Register)	(R <sub>a</sub> )→RTC <sub>15-0</sub>	- - -
0C	a 8	03 0 0	00 ECR	Enable Real Time Clock Count and Interrupt	Enable RTC Count and Overflow Interrupt	- - -
0C	a 9	03 0 0	00 11 DCR	Disable Real Time Clock Count and Interrupt	Disable RTC Count and Overflow Interrupt	- - -
0C	a A	03 0 0	12 LEM a	Load and Enable Monitor Clock and Interrupt	(R <sub>a</sub> )→MC Register; Enable Count and Interrupt	- - -
0C	a B	03 0 0	13 DM	Disable Monitor Clock Count	Disable MC Count and Interrupt	- - -
0C	a C	03 0 0	14 LCRD a	Load Real Time Clock Double and Enable Count (Register)	(R <sub>a</sub> , R <sub>a</sub> 01)→RTC and Enable Count	- - -
0C	a D	03 0 0	15 SCRD a	Store Real Time Clock Double (Register)	(R <sub>a</sub> )→R <sub>a</sub> , R <sub>a</sub> 01	0 0 X X
0C	a E	03 0 0	16 ECR	Enable Real Time Clock Overflow Interrupt	Enable RTC Overflow Interrupt	- - -
0C	a F	03 0 0	17 DCIR	Disable Real Time Clock Overflow Interrupt	Disable RTC Overflow Interrupt	- - -
0F	a m	03 3 a m	LM a,y,m	Load Multiple	If m ≥ a, (Y, Y+m-a)→R <sub>a</sub> , R <sub>m</sub> If m < a, (Y, Y+m-a+16)→R <sub>a</sub> , R <sub>m</sub>	- - -
10	a 0	04 0 0	00 SDR a	Square Root	√(R <sub>a</sub> , R <sub>a</sub> 01)→R <sub>a</sub> , R <sub>a</sub> 01	0 0 X X
10	a 1	04 0 0	01 RVR a	Reverse Register (Register)	Reverse order of bits in R <sub>a</sub>	0 0 X X
10	a 2	04 0 0	02 CNT a	Count Ones (Register)	Number of binary ones in R <sub>a</sub> →R <sub>a</sub> +1	- - -
10	a 3	04 0 0	03 SFR a	Scale Factor (P-ister)	Shift (R <sub>a</sub> , R <sub>a</sub> 01) left until (R <sub>a</sub> ) <sub>15</sub> ≠(R <sub>a</sub> ) <sub>14</sub> ; zero fill; shift count→R <sub>a</sub> +1	- - -
10	a 4	04 0 0	04 SMC a	Store Monitor Clock	Monitor Clock→R <sub>a</sub>	- - -
10	a 5	04 0 0	05 SORT a	Floating Point Square Root	√(R <sub>a</sub> , R <sub>a</sub> 01)→R <sub>a</sub> , R <sub>a</sub> +1	0 0 X X
10	a 6	04 0 0	06 LCEP a	Load Clock Enat	(R <sub>a</sub> )→RTC <sub>15-0</sub> and enable interrupt; upon interrupt, (R <sub>a</sub> +1)→RTC <sub>15-0</sub>	- - -
10	a 8	04 0 0	10 IS	Initialize System		0 0 0
10	a 9	04 0 0	11 IB	Initialize Bus		- - -
12	a m	04 2 a m	QPT a,y,m	Queue Put Top	(Y)-(R <sub>a</sub> ); (R <sub>a</sub> )-Y; if (Y)=0 then (R <sub>a</sub> )→Y*01	- - -
13	a m	04 3 a m	BLX a,y,m	Byte Load and Index by 1	(Y) <sub>byte</sub> →R <sub>a</sub> ; 7, 0→R <sub>a</sub> 15-8 (R <sub>a</sub> )←1→R <sub>m</sub>	0 0 X X
14	a m	05 0 0	00 SBR a,m	Set Bit (Register)	1→R <sub>a</sub> , R <sub>m</sub>	0 0 X X
15	a m	05 1 a m	LXI a,m	Load and Index by 1 (Indirect)	(Y*)→(R <sub>a</sub> ), 7, 0→R <sub>a</sub> 15-8 if m=0, 0→(R <sub>a</sub> )	0 0 X X
16	a m	05 2 a m	OPB a,y,m	Queue Put Bottom	(R <sub>a</sub> )→(Y*01); (R <sub>a</sub> )→Y*01, 0→(R <sub>a</sub> )	- - -
17	a m	05 3 a m	LX a,y,m	Load and Index by 1 (Index)	(Y)-(R <sub>a</sub> ); (R <sub>a</sub> )←1→R <sub>m</sub>	0 0 X X
18	a m	06 0 0	00 ZBR a,m	Zero Bit (Register)	0→(R <sub>a</sub> , R <sub>a</sub> 01)	0 0 X X
19	a m	06 1 a m	LDXI a,m	Load Double Index by 2 (Indirect)	(Y*, Y*01)→R <sub>a</sub> , R <sub>a</sub> 01	0 0 X X
1A	a m	06 2 a m	SGT a,y,m	Stack Get Top	(R <sub>a</sub> )←2→R <sub>m</sub> (Y)→R <sub>a</sub> if (Y)≠0 then (Y)←Y and (P)+3→P; if (Y)=0, then (P)+2→P	- - -
1B	a m	06 3 a m	LDX a,y,m	Load Double and Index by 2 (Index)	(Y*01)→R <sub>a</sub> , R <sub>a</sub> 01 (R <sub>a</sub> )←2→R <sub>m</sub>	0 0 X X
1C	a m	07 0 0	00 CBR a,m	Compare Bit to Zero (Register)	(R <sub>a</sub> )←0	0 0 X X
1D	a m	07 1 00 m	LPI m	Load Program Status Words (Indirect)	(Y*, Y*+1, Y*+2)→P, SR1, SR2	- - -
1E	a m	07 2 a m	OGT a,y,m	Queue Get Top	(Y)-(R <sub>a</sub> ); if (Y)=0 then (P)+2→P; if (Y)≠0, then (P)+3→P; (Y)←Y, and if ((Y))=0, then Y←Y*01	- - -
1F	a m	07 3 00 m	LP a,y,m	Load Program Status Words (Index)	(Y, Y+1, Y+2)→P, SR1, SR2	- - -
20	a m	10 0 a m	LRSR a,m	Logical Right Single Shift (Register)	Shift (R <sub>a</sub> ) right (R <sub>a</sub> ) <sub>0</sub> places, zero fill	0 0 X X
22	a m	10 2 a m	LRS a,y,m	Logical Right Single Shift (Constant)	Shift (R <sub>a</sub> ) right Y <sub>15-0</sub> places, zero fill	0 0 X X
23	a m	10 3 a m	BS a,y,m	Byte Store (Index)	(R <sub>a</sub> ) <sub>7-0</sub> →Y <sub>byte</sub>	- - -
24	a m	11 0 a m	ARSR a,m	Algebraic Right Single Shift (Register)	Shift (R <sub>a</sub> ) right (R <sub>a</sub> ) <sub>0</sub> places, sign fill	0 0 X X
25	a m	11 1 a m	SI a,m	Store (Indirect)	(R <sub>a</sub> )←Y*	- - -

(1) Count=32 for all zeros; 31 for all ones



CPU REPERTOIRE (CONT.)

HEXADÉCIMAL FORMAT	OCTAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	SRT BITS 11 10 9-8 C OV CC
26 a m 11 2 a m	ARS a,y,m		Algebraic Right Single Shift (Register)	Shift (R <sub>0</sub> ) right Y <sub>5-0</sub> places, sign fill	0 0 X
27 a m 11 3 a m	S a,y,m		Store (Index)	(R <sub>0</sub> )-Y	- - -
28 a m 12 0 a m	LRDR a,m		Logical Right Double Shift (Register)	Shift (R <sub>0</sub> ,R <sub>0+1</sub> ) right (R <sub>0</sub> ,0) places, zero fill	0 0 X
29 a m 12 1 a m	SDI a,m		Store Double (Indirect)	(R <sub>0</sub> )-Y*(Y'⊕1)	- - -
2A a m 12 2 a m	LRD a,y,m		Logical Right Double Shift (Constant)	Shift (R <sub>0</sub> ,R <sub>0+1</sub> ) right Y <sub>5-0</sub> places, zero fill	0 0 X
2B a m 12 3 a m	SD a,y,m		Store Double (Index)	(R <sub>0</sub> )-Y*(Y'⊕1)	- - -
2C a m 13 0 a m	ARDR a,m		Algebraic Right Double Shift (Register)	Shift (R <sub>0</sub> ,R <sub>0+1</sub> ) right (R <sub>0</sub> ,0) places, sign fill	0 0 X
2E a m 13 2 a m	ARD a,y,m		Algebraic Right Double Shift (Constant)	Shift (R <sub>0</sub> ,R <sub>0+1</sub> ) right Y <sub>5-0</sub> places, sign fill	0 0 X
2F a m 13 3 a m	SM a,y,m		Store Multiple	If m ≥ a: (R <sub>0</sub> )-R <sub>m</sub> → ...Y+1-m-a If m < a: (R <sub>0</sub> )-R <sub>m</sub> → ...Y+1-m-a+16	- - -
30 a m 14 0 a m	ALSR a,m		Algebraic Left Single Shift (Register)	Shift (R <sub>0</sub> ) left (R <sub>0</sub> ,0) places, zero fill	0 X X
32 a m 14 2 a m	ALS a,y,m		Algebraic Left Single Shift (Constant)	Shift (R <sub>0</sub> ) left Y <sub>5-0</sub> places, zero fill	0 X X
33 a m 14 3 a m	BSX a,y,m		Byte Store and Index by 1 (Index)	(R <sub>0</sub> )-0-Y <sub>0-6</sub> (R <sub>0</sub> +1) → R <sub>m</sub>	- - -
34 a m 15 0 a m	CLSR a,m		Circular Left Single Shift (Register)	Shift (R <sub>0</sub> ) left circularly (R <sub>0</sub> ,0) places	0 0 X
35 a m 15 1 a m	SXI a,m		Store and Index by 1 (Indirect)	(R <sub>0</sub> )-Y*(R <sub>0</sub> +1) → R <sub>m</sub>	- - -
36 a m 15 2 a m	CLS a,y,m		Circular Left Single Shift (Constant)	Shift (R <sub>0</sub> ) left circularly Y <sub>5-0</sub> places	0 0 X
37 a m 15 3 a m	SX a,y,m		Store and Index by 1 (Index)	(R <sub>0</sub> ) → Y; (R <sub>0</sub> +1) → R <sub>m</sub>	- - -
38 a m 16 0 a m	ALDR a,m		Algebraic Left Double Shift (Register)	Shift (R <sub>0</sub> ,R <sub>0+1</sub> ) left (R <sub>0</sub> ,0) places, zero fill	0 X X
39 a m 16 1 a m	SXDI a,m		Store Double and Index by 2 (Indirect)	(R <sub>0</sub> ,R <sub>0+1</sub> ) → ...Y*(Y'⊕1); (R <sub>0</sub> +2) → R <sub>m</sub>	- - -
3A a m 16 2 a m	ALD a,y,m		Algebraic Left Double Shift (Constant)	Shift (R <sub>0</sub> ,R <sub>0+1</sub> ) left Y <sub>5-0</sub> places, zero fill	0 X X
3B a m 16 3 a m	SDX a,y,m		Store Double and Index by 2 (Index)	(R <sub>0</sub> ,R <sub>0+1</sub> ) → ...Y⊕1; (R <sub>0</sub> +2) → R <sub>m</sub>	- - -
3C a m 17 0 a m	CLDR a,m		Circular Left Double Shift (Register)	Shift (R <sub>0</sub> ,R <sub>0+1</sub> ) left circularly (R <sub>0</sub> ,0) places	0 0 X
3D 0 m 17 1 00 m	SZI m		Store Zero (Indirect)	0 → Y*	- - -
3E a m 17 2 a m	CLD a,y,m		Circular Left Double Shift (Constant)	Shift (R <sub>0</sub> ,R <sub>0+1</sub> ) left circularly Y <sub>5-0</sub> places	0 0 X
3F 0 m 17 3 00 m	SZ y,m		Store Zero (Index)	0 → Y	- - -
40 a m 20 0 a m	SUR a,m		Subtract (Register)	(R <sub>0</sub> ) - (R <sub>m</sub> ) → R <sub>0</sub>	X X X
41 a m 20 1 a m	SUI a,m		Subtract (Indirect)	(R <sub>0</sub> ) - (Y*) → R <sub>0</sub>	X X X
42 a m 20 2 a m	SJK a,y,m		Subtract (Constant)	(R <sub>0</sub> ) - Y → R <sub>0</sub>	X X X
43 a m 20 3 a m	SU a,y,m		Subtract (Index)	(R <sub>0</sub> ) - (Y*) → R <sub>0</sub>	X X X
44 a m 21 0 a m	SURD a,m		Subtract Double (Register)	(R <sub>0</sub> ,R <sub>0+1</sub> ) - (R <sub>m</sub> ,R <sub>m+1</sub> ) → R <sub>0</sub> ,R <sub>0+1</sub>	X X X
45 a m 21 1 a m	SUDI a,m		Subtract Double (Indirect)	(R <sub>0</sub> ,R <sub>0+1</sub> ) - (Y*(Y'⊕1)) → R <sub>0</sub> ,R <sub>0+1</sub>	X X X
46 a m 22 0 a m	AR a,m		Add (Register)	(R <sub>0</sub> ) + (R <sub>m</sub> ) → R <sub>0</sub>	X X X
49 a m 22 1 a m	AI a,m		Add (Indirect)	(R <sub>0</sub> ) + (Y*) → R <sub>0</sub>	X X X
4A a m 22 2 a m	AK a,y,m		Add (Constant)	(R <sub>0</sub> ) + Y → R <sub>0</sub>	X X X
4B a m 22 3 a m	A a,y,m		Add (Index)	(R <sub>0</sub> ) + (Y*) → R <sub>0</sub>	X X X
4C a m 23 0 a m	ADR a,m		Add Double (Register)	(R <sub>0</sub> ,R <sub>0+1</sub> ) - (R <sub>m</sub> ,R <sub>m+1</sub> ) → R <sub>0</sub> ,R <sub>0+1</sub>	X X X
4D a m 23 1 a m	ADI a,m		Add Double (Indirect)	(R <sub>0</sub> ,R <sub>0+1</sub> ) - (Y*(Y'⊕1)) → R <sub>0</sub> ,R <sub>0+1</sub>	X X X
4F a m 23 3 a m	AD a,y,m		Add Double (Index)	(R <sub>0</sub> ,R <sub>0+1</sub> ) - (Y⊕1) → R <sub>0</sub> ,R <sub>0+1</sub>	X X X
50 a m 24 0 a m	CR a,m		Compare (Register)	(R <sub>0</sub> ) - (R <sub>m</sub> )	X X X
51 a m 24 1 a m	CI a,m		Compare (Indirect)	(R <sub>0</sub> ) - (Y*)	X X X
52 a m 24 2 a m	CK a,y,m		Compare (Constant)	(R <sub>0</sub> ) - Y	X X X
53 a m 24 3 a m	C a,y,m		Compare (Index)	(R <sub>0</sub> ) - (Y)	X X X
54 a m 25 0 a m	CDR a,m		Compare Double (Register)	(R <sub>0</sub> ,R <sub>0+1</sub> ) - (R <sub>m</sub> ,R <sub>m+1</sub> )	X X X
55 a m 25 1 a m	CDI a,m		Compare Double (Indirect)	(R <sub>0</sub> ,R <sub>0+1</sub> ) - (Y*(Y'⊕1))	X X X
57 a m 25 3 a m	CD y,m		Compare Double (Index)	(R <sub>0</sub> ,R <sub>0+1</sub> ) - (Y⊕1)	X X X
58 a m 26 0 a m	MR a,m		Multiply (Register)	(R <sub>0</sub> )*(R <sub>m</sub> ) → R <sub>0</sub> ,R <sub>0+1</sub>	0 0 X
59 a m 26 1 a m	MI a,m		Multiply (Indirect)	(R <sub>0</sub> )*(Y*) → R <sub>0</sub> ,R <sub>0+1</sub>	0 0 X
5A a m 26 2 a m	MK a,y,m		Multiply (Constant)	(R <sub>0</sub> )*(Y) → R <sub>0</sub> ,R <sub>0+1</sub>	0 0 X
5B a m 26 3 a m	M a,y,m		Multiply (Index)	(R <sub>0</sub> )*(Y) → R <sub>0</sub> ,R <sub>0+1</sub>	0 0 X
5C a m 27 0 a m	DR a,m		Divide (Register)	(R <sub>0</sub> ,R <sub>0+1</sub> )/(R <sub>m</sub> ) → R <sub>0</sub> ,R <sub>0+1</sub> ; R <sub>m</sub> → R <sub>0</sub>	0 X X
5D a m 27 1 a m	DI a,m		Divide (Indirect)	(R <sub>0</sub> ,R <sub>0+1</sub> )/(Y*) → R <sub>0</sub> ,R <sub>0+1</sub> ; R <sub>m</sub> → R <sub>0</sub>	0 X X
5E a m 27 2 a m	DK a,y,m		Divide (Constant)	(R <sub>0</sub> ,R <sub>0+1</sub> )/(Y) → R <sub>0</sub> ,R <sub>0+1</sub> ; R <sub>m</sub> → R <sub>0</sub>	0 X X
5F a m 27 3 a m	D a,y,m		Divide (Index)	(R <sub>0</sub> ,R <sub>0+1</sub> )/(Y) → R <sub>0</sub> ,R <sub>0+1</sub> ; R <sub>m</sub> → R <sub>0</sub>	0 X X
60 a m 30 0 a m	ANDR a,m		AND (Register)	(R <sub>0</sub> )⊙(R <sub>m</sub> ) → R <sub>0</sub>	0 0 X
61 a m 30 1 a m	ANDI a,m		AND (Indirect)	(R <sub>0</sub> )⊙(Y*) → R <sub>0</sub>	0 0 X
62 a m 30 2 a m	ANDK a,y,m		AND (Constant)	(R <sub>0</sub> )⊙Y → R <sub>0</sub>	0 0 X
63 a m 30 3 a m	AND a,y,m		AND (Index)	(R <sub>0</sub> )⊙(Y*) → R <sub>0</sub>	0 0 X
64 a m 31 0 a m	ORR a,m		OR (Register)	(R <sub>0</sub> )∨(R <sub>m</sub> ) → R <sub>0</sub>	0 0 X
65 a m 31 1 a m	ORR a,m		OR (Indirect)	(R <sub>0</sub> )∨(Y*) → R <sub>0</sub>	0 0 X
66 a m 31 2 a m	ORK a,y,m		OR (Constant)	(R <sub>0</sub> )∨Y → R <sub>0</sub>	0 0 X
67 a m 31 3 a m	OR a,y,m		OR (Index)	(R <sub>0</sub> )∨(Y*) → R <sub>0</sub>	0 0 X
68 a m 32 0 a m	XORR a,m		Exclusive OR (Register)	(R <sub>0</sub> )⊕(R <sub>m</sub> ) → R <sub>0</sub>	0 0 X
69 a m 32 1 a m	XORI a,m		Exclusive OR (Indirect)	(R <sub>0</sub> )⊕(Y*) → R <sub>0</sub>	0 0 X
6A a m 32 2 a m	XORK a,y,m		Exclusive OR (Constant)	(R <sub>0</sub> )⊕Y → R <sub>0</sub>	0 0 X
6B a m 32 3 a m	XOR a,y,m		Exclusive OR (Index)	(R <sub>0</sub> )⊕(Y*) → R <sub>0</sub>	0 0 X
6C a m 33 0 a m	MSR a,m		Masked Substitute (Register)	If (R <sub>0</sub> ) <sub>0-1</sub> = 1, (R <sub>m</sub> ) <sub>0-1</sub> → R <sub>0</sub>	0 0 X
6E a m 33 1 a m	MSI a,m		Masked Substitute (Indirect)	If (R <sub>0</sub> ) <sub>0-1</sub> = 1, (Y*) <sub>0-1</sub> → R <sub>0</sub>	0 0 X
6D a m 33 2 a m	MSK a,y,m		Masked Substitute (Constant)	If (R <sub>0</sub> ) <sub>0-1</sub> = 1, Y → R <sub>0</sub>	0 0 X
6F a m 33 3 a m	MS a,y,m		Masked Substitute (Index)	If (R <sub>0</sub> ) <sub>0-1</sub> = 1, (Y*) → R <sub>0</sub>	0 0 X
70 a m 34 0 a m	CMR a,m		Compare Masked (Register)	(R <sub>0</sub> )⊙(R <sub>m</sub> ) - (R <sub>m</sub> )⊙(R <sub>0</sub> )	0 0 X
71 a m 34 1 a m	CMI a,m		Compare Masked (Indirect)	(R <sub>0</sub> )⊙(Y*) - (Y*)⊙(R <sub>0</sub> )	0 0 X
72 a m 34 2 a m	CMK a,y,m		Compare Masked (Constant)	(R <sub>0</sub> )⊙Y - (Y)⊙(R <sub>0</sub> )	0 0 X
73 a m 34 3 a m	CM a,y,m		Compare Masked (Index)	(R <sub>0</sub> )⊙(Y*) - (Y*)⊙(R <sub>0</sub> )	0 0 X
74 0 m 35 0 00 00	IOCR		Execute I/O command (register located in 60 and 61)		- - -
74 a m 35 0 a m	IOCP a,m		Input/Output Command	Execute I/O command instruction in location Y (and Y+1 if a 2-word instruction)	- - -
75 0 m 35 1 00 m	BFI m		Biased Fetch (Indirect)	Set CC upon (Y*), 1-Y* <sup>15,14</sup>	0 0 X
76 0 m 35 2 00 m	PCF y,m		Remote Execute	Execute (Y)	X/0 X/0

(2) The command instruction address is relative to page set 0.

GPU REPERTOIRE (CONT.)

HEXADÉCIMAL FORMAT	OCTAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	SRT BITS 11 10 9-8 C OV CC
77 0 m 35 3 00 m	BF y,m		Biased Fetch (Index)	Set CC upon (Y*), 1-Y* <sup>15,14</sup>	0 0 X
78 a m 36 0 a m	CLR a,m		Compare Logical (Register)	(R <sub>0</sub> )-(R <sub>m</sub> )	X X X
79 a m 36 1 a m	CLI a,m		Compare Logical (Indirect)	(R <sub>0</sub> )-(Y*)	X X X
7A a m 36 2 a m	CLK a,y,m		Compare Logical (Constant)	(R <sub>0</sub> )-Y	X X X
7B a m 36 3 a m	CLC a,y,m		Compare Logical (Index)	(R <sub>0</sub> )-(Y)	X X X
7C a 0 37 0 a 00 VF a			Trigonometric Vector without correction	$\frac{\sqrt{(R_0+)^2+(R_1+)^2}}{R_0+}$	- - -
7C a 1 37 0 a 01 RF a			Trigonometric Rotate without correction	$\frac{\arctan(R_0/R_1)}{R_0+}$	- - -
7C a 2 37 0 a 02 VFP a			Trigonometric Vector	$\frac{\sqrt{(R_0+)^2+(R_1+)^2}}{R_0+}$	- - -
7C a 3 37 0 a 03 RFP a			Trigonometric Rotate	$\frac{\arctan(R_0/R_1)}{R_0+}$	- - -
7C a 4 37 0 a 04 VH a			Hyperbolic Vector without correction	$\frac{\sqrt{(R_0+)^2-(R_1+)^2}}{R_0+}$	- - -
7C a 5 37 0 a 05 RH a			Hyperbolic Rotate without correction	$\frac{\arctan(R_0/R_1)}{R_0+}$	- - -
7C a 6 37 0 a 06 VHP a			Hyperbolic Vector	$\frac{\sqrt{(R_0+)^2-(R_1+)^2}}{R_0+}$	- - -
7C a 7 37 0 a 07 RHP a			Hyperbolic Rotate	$\frac{\arctan(R_0/R_1)}{R_0+}$	- - -
7C a 8 37 0 a 10 FC a,y			Floating Point Compare	(R <sub>0</sub> ,R <sub>0+1</sub> )-(Y,Y+1)	0 0 X
7C a 9 37 0 a 11 FX a,y			Fixed to Floating Point Conversion	(R <sub>0</sub> )-Exp.(R <sub>0</sub> +1)-Man.	X X X
7C a A 37 0 a 12 FLD a			Floating Point to Fixed Single Conversion	Convert (R <sub>0</sub> ,R <sub>0+1</sub> ), Exp.-R <sub>0</sub>	0 0 X
7C a B 37 0 a 13 NF a			Floating Point Normalize	Normalize (R <sub>0</sub> ,R <sub>0+1</sub> )	X X X
7C a C 37 0 a 16 QAL a,y			Algebraic Left Quadruple Shift	Shift (R <sub>0</sub> ,R <sub>0+1</sub> ,R <sub>0+2</sub> ,R <sub>0+3</sub> ) left Y <sub>5-0</sub> places, zero fill	0 X X
7C a F 37 0 a 17 QAR a,y			Algebraic Right Quadruple Shift	Shift (R <sub>0</sub> ,R <sub>0+1</sub> ,R <sub>0+2</sub> ,R <sub>0+3</sub> ) right Y <sub>5-0</sub> places, zero fill	0 X X
7D a 0 37 1 a 00 SIN a			Floating Point Sine	SIN (R <sub>0</sub> ,R <sub>0+1</sub> ) → R <sub>0</sub> ,R <sub>0+1</sub>	0 X X
7D a 1 37 1 a 01 COS a			Floating Point Cosine	COS(R <sub>0</sub> ,R <sub>0+1</sub> ) → R <sub>0</sub> ,R <sub>0+1</sub>	0 X X
7D a 2 37 1 a 02 TAN a			Floating Point Tangent	TAN(R <sub>0</sub> ,R <sub>0+1</sub> ) → R <sub>0</sub> ,R <sub>0+1</sub>	0 X X
7D a 3 37 1 a 03 ASIN a			Floating Point Arcsine	ASIN(R <sub>0</sub> ,R <sub>0+1</sub> ) → R <sub>0</sub> ,R <sub>0+1</sub>	0 X X
7D a 4 37 1 a 04 ACOS a			Floating Point Arccosine	ACOS(R <sub>0</sub> ,R <sub>0+1</sub> ) → R <sub>0</sub> ,R <sub>0+1</sub>	0 X X
7D a 5 37 1 a 05 ATAN a			Floating Point Arctangent	ATAN(R <sub>0</sub> ,R <sub>0+1</sub> ) → R <sub>0</sub> ,R <sub>0+1</sub>	0 X X
7D a 6 37 1 a 06 EXP a			Floating Point Exponential	EXP(R <sub>0</sub> ,R <sub>0+1</sub> ) → R <sub>0</sub> ,R <sub>0+1</sub>	0 X X
7D a 7 37 1 a 07 ALOG a			Floating Point Natural Log	ALOG(R <sub>0</sub> ,R <sub>0+1</sub> ) → R <sub>0</sub> ,R <sub>0+1</sub>	0 X X
80 0 m 40 0 00 m	JER m		Jump Equal	If (CC) indicates = or 0, (R <sub>0</sub> ) → P	- - -
80 1 m 40 0 01 m	JNER m		Jump Not Equal	If (CC) indicates ≠ or not 0, (R <sub>0</sub> ) → P	- - -
80 2 m 40 0 02 m	JGER m		Jump Greater or Equal	If (CC) indicates ≥ or +, (R <sub>0</sub> ) → P	- - -
80 3 m 40 0 03 m	JLSR m		Jump Less	If (CC) indicates < or -, (R <sub>0</sub> ) → P	- - -
80 4 m 40 0 04 m	JOR m		Jump Overflow	If overflow set, (R <sub>0</sub> ) → P	- - -
80 5 m 40 0 05 m	JCR m		Jump Carry	If carry set, (R <sub>0</sub> ) → P	- - -
80 6 m 40 0 06 m	JPTB m		Jump Power Out of Tolerance	If power out of tolerance, (R <sub>0</sub> ) → P	- - -
80 7 m 40 0 07 m	JJBR m		Jump Bootstrap 2 Selected	If bootstrap 2 selected, (R <sub>0</sub> ) → P	- - -
80 8 m 40 0 08 m	JR m		Jump	(R <sub>0</sub> ) → P	- - -
80 9 m 40 0 09 m	JSR m		Jump After Stop	Stop; upon restart, (R <sub>0</sub> ) → P	- - -
80 A m 40 0 10 m	JKSR 1,m		Jump After Stop Key 1 Set	If key 1 set, stop; (R <sub>0</sub> ) → P	- - -
80 B m 40 0 11 m	JKSR 2,m		Jump After Stop Key 2 Set	If key 2 set, stop; (R <sub>0</sub> ) → P	- - -
81 0 40 1 0 01	LJ		Local Jump	(P) → (p)	- - -
81 0 40 1 0 01	NOF		No Operation (Software)	(P) → (P)	- - -
281 0 1 240 1 0 01	NOFD		No Operation Double (Software)	(P) → (P), (P) → (P)	- - -
82 0 m 40 2 00 m	JE y,m		Jump Equal	If (CC) indicates = or 0, Y → P	- - -
82 1 m 40 2 01 m	JNE y,m		Jump Not Equal	If (CC) indicates ≠ or not 0, Y → P	- - -
82 2 m 40 2 02 m	JGE y,m		Jump Greater or Equal	If (CC) indicates ≥ or +, Y → P	- - -
82 3 m 40 2 03 m	JLE y,m		Jump Less	If (CC) indicates < or -, Y → P	- - -
82 4 m 40 2 04 m	JO y,m		Jump Overflow	If overflow set, Y → P	- - -
82 5 m 40 2 05 m	JCY y,m		Jump Carry	If carry set, Y → P	- - -
82 6 m 40 2 06 m	JPTB y,m		Jump Power Out of Tolerance	If power out of tolerance, Y → P	- - -
82 7 m 40 2 07 m	JB y,m		Jump Bootstrap 2 Selected	If bootstrap 2 selected, Y → P	- - -
82 8 m 40 2 10 m	J y,m		Jump	Y → P	- - -
82 9 m 40 2 11 m	J y,m		Jump After Stop	Stop; upon restart Y → P	- - -
82 A m 40 2 12 m	JKS 1,y,m		Jump After Stop Key 1 Set	If key 1 set, stop; Y → P	- - -
82 B m 40 2 13 m	JKS 2,y,m		Jump After Stop Key 2 Set	If key 2 set, stop; Y → P	- - -
83 0 m 40 3 00 m	JE y,m		Jump Equal	If (CC) indicates = or 0, (Y) → P	- - -
83 1 m 40 3 01 m	JNE y,m		Jump Not Equal	If (CC) indicates ≠ or not 0, (Y) → P	- - -
83 2 m 40 3 02 m	JGE y,m		Jump Greater or Equal	If (CC) indicates ≥ or +, (Y) → P	- - -
83 3 m 40 3 03 m	JLE y				

CPU REPERTOIRE (CONT.)


HEXADECIMAL FORMAT	OCTAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	SRT BITS 11 10 9-8 C OV CC
83 B	m 40 3 13	m JKS 2,y,m	Jump After Stop Key 2 Set	If key 2 set, stop; (Y)-P	- - -
84 a	m 41 0 a	m JXR a,m	Index Jump	If (R <sub>n</sub> ) ≠ 0, (R <sub>n</sub> ) - 1 → R <sub>n</sub> , (R <sub>n</sub> ) → P	- - -
85 d	41 1 d	LJL d	Local Jump Indirect	((P)+d)-P	- - -
86 a	m 41 2 a	m JX a,y,m	Index Jump	If (R <sub>n</sub> ) ≠ 0, (R <sub>n</sub> ) - 1 → R <sub>n</sub> , Y-P	- - -
87 a	m 41 3 a	m JX a,y,m	Index Jump	If (R <sub>n</sub> ) ≠ 0, (R <sub>n</sub> ) - 1 → R <sub>n</sub> , (Y)-P	- - -
88 a	m 42 0 a	m JLR a,m	Jump, Link Register	(P) + 1 → R <sub>n</sub> , (R <sub>n</sub> ) → P	- - -
8A a	m 42 3 a	m JLR a,y,m	Jump, Link Register	(P) + 2 → R <sub>n</sub> , Y-P	- - -
8B a	m 42 4 a	m JLR a,y,m	Jump, Link Register	(P) + 2 → R <sub>n</sub> , (Y)-P	- - -
8D	d 43 1 d	LJLM d	Local Jump, Link Memory	(P) + 1 → (P) + d; (P) + d + 1	- - -
8E 0	d 43 2 00	m JLM y,m	Jump, Link Memory	(P) + 2 → Y; Y + 1 → P	- - -
9F 0	m 43 3 00	m JLM y,m	Jump, Link Memory	(P) + 2 → (Y); Y + 1 → P	- - -
90 a	m 44 0 a	m JZR a,m	Jump Zero	If (R <sub>n</sub> ) = 0, (Y)-P	- - -
91 d	44 1 d	LJEE d	Local Jump Equal	If (CC) indicates = or 0, (P)+d-P	- - -
92 a	m 44 2 a	m JZ a,y,m	Jump Zero	If (R <sub>n</sub> ) = 0, Y-P	- - -
93 a	m 44 3 a	m JZ a,y,m	Jump Zero	If (R <sub>n</sub> ) = 0, (Y)-P	- - -
94 a	m 45 0 a	m JNZR a,m	Jump Not Zero	If (R <sub>n</sub> ) ≠ 0, Y-P	- - -
95 d	45 1 d	LJNE d	Local Jump Not Equal	If (CC) indicates ≠ or not 0, (P)+d-P	- - -
96 a	m 45 2 a	m JNZ a,y,m	Jump Not Zero	If (R <sub>n</sub> ) ≠ 0, Y-P	- - -
97 a	m 45 3 a	m JNZ a,y,m	Jump Not Zero	If (R <sub>n</sub> ) ≠ 0, (Y)-P	- - -
98 a	m 46 0 a	m JPR a,m	Jump Positive	If (R <sub>n</sub> ) < 0, (R <sub>n</sub> ) → P	- - -
99 d	46 1 d	LJGE d	Local Jump Greater or Equal	If (CC) indicates ≥ or +, (P)+d-P	- - -
9A a	m 46 2 a	m JPA a,y,m	Jump Positive	If (R <sub>n</sub> ) ≥ 0, Y-P	- - -
9B a	m 46 3 a	m JPA a,y,m	Jump Positive	If (R <sub>n</sub> ) < 0, (Y)-P	- - -
9C a	m 47 0 a	m JNR a,m	Jump Negative	If (R <sub>n</sub> ) < 0, (R <sub>n</sub> ) → P	- - -
9D d	47 1 d	LJLS d	Local Jump Less	If (CC) indicates < or -, (P)+d-P	- - -
9E a	m 47 2 a	m JN a,y,m	Jump Negative	If (R <sub>n</sub> ) < 0, Y-P	- - -
9F a	m 47 3 a	m JN a,y,m	Jump Negative	If (R <sub>n</sub> ) < 0, (Y)-P	- - -
90 a	m 50 0 a	m FSUR a,m	Floating Point Subtract (Register)	(R <sub>n</sub> , R <sub>m</sub> ) → (R <sub>m</sub> , R <sub>m</sub> ) → R <sub>n</sub> Res. → R <sub>n</sub> +2, R <sub>n</sub> +3	0 X X
A1 a	m 50 1 a	m FSUI a,m	Floating Point Subtract (Indirect)	(R <sub>n</sub> , R <sub>m</sub> ) → (Y, Y) → R <sub>n</sub> Res. → R <sub>n</sub> +2, R <sub>n</sub> +3	0 X X
A3 a	m 50 3 a	m FSU a,y,m	Floating Point Subtract (Index)	(R <sub>n</sub> , R <sub>m</sub> ) → (Y, Y) → R <sub>n</sub> Res. → R <sub>n</sub> +2, R <sub>n</sub> +3	0 X X
A4 a	m 51 0 a	m FAR a,m	Floating Point Add (Register)	(R <sub>n</sub> , R <sub>m</sub> ) + (R <sub>m</sub> , R <sub>m</sub> ) → R <sub>n</sub> R <sub>n</sub> +1; Res. → R <sub>n</sub> +2, R <sub>n</sub> +3	0 X X
A5 a	m 51 1 a	m FAI a,m	Floating Point Add (Indirect)	(R <sub>n</sub> , R <sub>m</sub> ) + (Y, Y) → R <sub>n</sub> Res. → R <sub>n</sub> +2, R <sub>n</sub> +3	0 X X
A7 a	m 51 3 a	m FA a,y,m	Floating Point Add (Index)	(R <sub>n</sub> , R <sub>m</sub> ) + (Y, Y) → R <sub>n</sub> Res. → R <sub>n</sub> +2, R <sub>n</sub> +3	0 X X
A8 a	m 52 0 a	m FMR a,m	Floating Point Multiply (Register)	(R <sub>n</sub> , R <sub>m</sub> ) * (R <sub>m</sub> , R <sub>m</sub> ) → R <sub>n</sub> R <sub>n</sub> +1; Res. → R <sub>n</sub> +2, R <sub>n</sub> +3	0 X X
A9 a	m 52 1 a	m FMI a,m	Floating Point Multiply (Indirect)	(R <sub>n</sub> , R <sub>m</sub> ) * (Y, Y) → R <sub>n</sub> Res. → R <sub>n</sub> +2, R <sub>n</sub> +3	0 X X
AB a	m 52 3 a	m FM a,y,m	Floating Point Multiply (Index)	(R <sub>n</sub> , R <sub>m</sub> ) * (Y, Y) → R <sub>n</sub> Res. → R <sub>n</sub> +2, R <sub>n</sub> +3	0 X X
AC a	m 53 0 a	m FDR a,m	Floating Point Divide (Register)	(R <sub>n</sub> , R <sub>m</sub> ) / (R <sub>m</sub> , R <sub>m</sub> ) → R <sub>n</sub> R <sub>n</sub> +1; Rem. → R <sub>n</sub> +2, R <sub>n</sub> +3	0 X X
AD a	m 53 1 a	m FDI a,m	Floating Point Divide (Indirect)	(R <sub>n</sub> , R <sub>m</sub> ) / (Y, Y) → R <sub>n</sub> R <sub>n</sub> +1; Rem. → R <sub>n</sub> +2, R <sub>n</sub> +3	0 X X
AF a	m 53 3 a	m FD a,y,m	Floating Point Divide (Index)	(R <sub>n</sub> , R <sub>m</sub> ) / (Y, Y) → R <sub>n</sub> R <sub>n</sub> +1; Rem. → R <sub>n</sub> +2, R <sub>n</sub> +3	0 X X
B0 a	m 54 0 a	m LARR a,m	Load Address Register (Register)	(R <sub>n</sub> ) → AR <sub>n</sub>	- - -
B1 a	m 54 1 a	m LARI a,m	Load Address Register (Indirect)	(Y) → AR <sub>n</sub>	- - -
B3 a	m 54 3 a	m LARM a,y,m	Load Address Register Multiple	(Y, ..., Y+u) → AR <sub>n</sub> , ..., AR <sub>n+u</sub>	- - -
B4 a	m 55 0 a	m SARR a,m	Store Address Register (Register)	(AR <sub>n</sub> ) → R <sub>m</sub>	- - -
B5 a	m 55 1 a	m SARI a,m	Store Address Register (Indirect)	(AR <sub>n</sub> ) → Y <sup>+</sup>	- - -
B7 a	m 55 3 a	m SARM a,y,m	Store Address Register Multiple	(AR <sub>n</sub> , ..., AR <sub>n+u</sub> ) → Y <sub>n</sub> , ..., Y <sub>n+u</sub>	- - -
B8 a	m 56 0 a	m MDR a,m	Multiply Double (Register)	(R <sub>n</sub> , R <sub>m</sub> ) * (R <sub>m</sub> , R <sub>m</sub> ) → R <sub>n</sub> , R <sub>n</sub> +1, 0 X X R <sub>n</sub> +2, R <sub>n</sub> +3	
B9 a	m 56 1 a	m MDI a,m	Multiply Double (Indirect)	(R <sub>n</sub> , R <sub>m</sub> ) * (Y, Y) → R <sub>n</sub> , R <sub>n</sub> +1, 0 X X R <sub>n</sub> +2, R <sub>n</sub> +3	
BB a	m 56 3 a	m MD a,y,m	Multiply Double (Index)	(R <sub>n</sub> , R <sub>m</sub> ) * (Y, Y) → R <sub>n</sub> , R <sub>n</sub> +1, 0 X X R <sub>n</sub> +2, R <sub>n</sub> +3	
BC a	m 57 0 a	m DDR a,m	Divide Double (Register)	(R <sub>n</sub> , R <sub>m</sub> ) / (R <sub>m</sub> , R <sub>m</sub> ) → R <sub>n</sub> , R <sub>n</sub> +1, 0 X X R <sub>n</sub> +2, R <sub>n</sub> +3; Rem. → R <sub>n</sub> +4	
BD a	m 57 1 a	m DDI a,m	Divide Double (Indirect)	(R <sub>n</sub> , R <sub>m</sub> ) / (Y, Y) → R <sub>n</sub> , R <sub>n</sub> +1, 0 X X R <sub>n</sub> +2, R <sub>n</sub> +3; Rem. → R <sub>n</sub> +4	
BF a	m 57 3 a	m DD a,y,m	Divide Double (Index)	(R <sub>n</sub> , R <sub>m</sub> ) / (Y, Y) → R <sub>n</sub> , R <sub>n</sub> +1, 0 X X R <sub>n</sub> +2, R <sub>n</sub> +3; Rem. → R <sub>n</sub> +4	
C0 a	m 60 0 a	m LLRS a,m	Logical Right Single Shift (Literal)	Shift (R <sub>n</sub> ) right m places, zero fill 0 X X	
C1 a	m 60 1 a	m LARS a,m	Algebraic Right Single Shift (Literal)	Shift (R <sub>n</sub> ) right m places, sign fill 0 X X	
C2 a	m 60 2 a	m LLRD a,m	Logical Right Double Shift (Literal)	Shift (R <sub>n</sub> , R <sub>m</sub> ) right m places, zero 0 X X	
C3 a	m 60 3 a	m LARD a,m	Algebraic Right Double Shift (Literal)	Shift (R <sub>n</sub> , R <sub>m</sub> ) right m places, sign 0 X X	
C4 a	m 61 0 a	m LALS a,m	Algebraic Left Single Shift (Literal)	Shift (R <sub>n</sub> ) left m places, zero fill 0 X X	
C5 a	m 61 1 a	m LCLS a,m	Circular Left Single Shift (Literal)	Shift (R <sub>n</sub> ) left circularly m places 0 X X	
C6 a	m 61 2 a	m LALD a,m	Algebraic Left Double Shift (Literal)	Shift (R <sub>n</sub> , R <sub>m</sub> ) left m places, zero 0 X X	
C7 a	m 61 3 a	m LCLD a,m	Circular Left Double Shift (Literal)	Shift (R <sub>n</sub> , R <sub>m</sub> ) left circularly m 0 X X	
C8 a	m 62 0 a	m LSU a,m	Subtract (Literal)	(R <sub>n</sub> ) - m → R <sub>n</sub> X X X	
C9 a	m 62 1 a	m LSUD a,m	Subtract Double (Literal)	(R <sub>n</sub> , R <sub>m</sub> ) - m → R <sub>n</sub> , R <sub>n</sub> +1 X X X	
CA a	m 62 2 a	m LA a,m	Add (Literal)	(R <sub>n</sub> ) + m → R <sub>n</sub> X X X	
CB a	m 62 3 a	m LAD a,m	Add Double (Literal)	(R <sub>n</sub> , R <sub>m</sub> ) + m → R <sub>n</sub> , R <sub>n</sub> +1 X X X	
CC a	m 63 0 a	m LL a,m	Load (Literal)	(R <sub>n</sub> ) → R <sub>m</sub> 0 0 X	
CD a	m 63 1 a	m LC a,m	Compare (Literal)	(R <sub>n</sub> ) : m X X X	
CE a	m 63 2 a	m LML a,m	Multiply (Literal)	(R <sub>m</sub> ) * m → R <sub>n</sub> , R <sub>n</sub> +1 0 X X	
CF a	m 63 3 a	m LDIV a,m	Divide (Literal)	(R <sub>n</sub> , R <sub>m</sub> ) / m → R <sub>n</sub> ; Rem. → R <sub>n</sub> 0 X X	

CPU REPERTOIRE (CONT.)

HEXADECIMAL FORMAT	OCTAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	SRT BITS 11 10 9-8 C OV CC
D0 a	m 64 0 a	m LIR a,m	Load Inter-Register	(R <sub>n</sub> ) → R <sub>m</sub> <sup>3)</sup>	0 0 X
D2 a	m 64 2 a	m LMR a,y,m	Load Multiple-Register	(Y, ..., Y+u) → R <sub>n</sub> , ..., R <sub>n</sub> +u	- - -
D3 a	m 64 3 a	m BSU a,y,m	Byte Subtract	(R <sub>n</sub> ) - (Y <sub>n</sub> → R <sub>n</sub> ) X X X	
D4 a	m 65 0 a	m SIR a,m	Store Inter-Register	(R <sub>n</sub> ) → R <sub>m</sub> 0 0 X	
D6 a	m 65 2 a	m SMR a,y,m	Store Multiple-Register	(R <sub>n</sub> , ..., R <sub>n</sub> +u) → (Y, ..., Y+u)	X X X
D7 a	m 65 3 a	m SA a,y,m	Byte Add (Index)	(R <sub>n</sub> ) + (Y <sub>n</sub> → R <sub>n</sub> ) X X X	
D8 a	m 66 3 a	m BC a,y,m	Byte Compare (Index)	(R <sub>n</sub> ) : (Y <sub>n</sub> → R <sub>n</sub> ) X X X	
DC a	m 67 0 a	m UM1 a,m	User Macro (Software)	Reserved for user macro instructions	- - -
DC a	m 67 0 a	m UM2 a,m	User Macro (Software)	Reserved for user macro instructions	- - -
DD a	m 67 1 a	m UM a,m	User Macro (Software)	Reserved for user macro instructions	- - -
DE a	m 67 2 a	m UMK a,y,m	User Macro (Software)	Reserved for user macro instructions	- - -
DF a	m 67 3 a	m BCX a,y,m	Byte Compare and Index by 1 (Index)	(R <sub>n</sub> ) : (Y <sub>n</sub> → R <sub>n</sub> ) + 1 → R <sub>m</sub> X X X	
E0 a	m 70 0 a	m LPAR a,m	Load Physical Address (Register)	MAP (Y, (R <sub>n</sub> +1)) → Y <sup>+</sup> , Y <sup>+</sup> → R <sub>n</sub> , R <sub>n</sub> +1	0 0 X
E1 a	m 70 1 a	m LPAI a,m	Load Physical Address (Indirect)	MAP (Y <sup>+</sup> , (R <sub>n</sub> +1)) → Y <sup>+</sup> , Y <sup>+</sup> → R <sub>n</sub> , R <sub>n</sub> +1	0 0 X
E2 a	m 70 2 a	m LPAK a,y,m	Load Physical Address (Constant)	MAP (Y, R <sub>n</sub> +1) → Y <sup>+</sup> , Y <sup>+</sup> → R <sub>n</sub> , R <sub>n</sub> +1	0 0 X
E3 a	m 70 3 a	m LPA a,y,m	Load Physical Address (Index)	MAP (Y, (R <sub>n</sub> +1)) → Y <sup>+</sup> , Y <sup>+</sup> → R <sub>n</sub> , R <sub>n</sub> +1	0 0 X
E7 a	m 71 3 a	m LMAP a,y,m	Load Mapped	MAP (Y, (R <sub>n</sub> +1)) → Y <sup>+</sup> , (Y <sup>+</sup> ) → R <sub>n</sub>	0 0 X
EB a	m 72 3 a	m SMAP a,y,m	Store Mapped	MAP (Y, (R <sub>n</sub> +1)) → Y <sup>+</sup> , (Y <sup>+</sup> ) → R <sub>n</sub>	0 0 X
ED a	m 73 1 a	m LPLI a,m	Load Physical Location (Indirect)	(R <sub>n</sub> , R <sub>m</sub> ) → Y <sup>+</sup> , (Y <sup>+</sup> ) → R <sub>n</sub>	0 0 X
EF a	m 73 3 a	m LPL a,y,m	Load Physical Location (Index)	Y <sub>n</sub> , R <sub>m</sub> +1 → Y <sup>+</sup> , (Y <sup>+</sup> ) → R <sub>n</sub>	0 0 X
F1 a	m 74 1 a	m SPLI a,m	Store Physical Location (Indirect)	Y <sub>n</sub> , R <sub>m</sub> +1 → Y <sup>+</sup> , (Y <sup>+</sup> ) → R <sub>n</sub>	- - -
F3 a	m 74 3 a	m SPL a,y,m	Store Physical Location (Index)	Y <sub>n</sub> , R <sub>m</sub> +1 → Y <sup>+</sup> , (Y <sup>+</sup> ) → R <sub>n</sub>	- - -

(3) Rm is general register m of the general set not selected in bit 14 of Status Register 1.

STATUS REGISTER 1 FORMAT



\* MATHPAC option only

# Bits 11 and 10 together form the floating point underflow or overflow designator, as follows:  
01 = Overflow  
11 = Underflow



### INDIRECT WORD FORMAT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
J				UNASSIGNED								X			

IW 1  
IW 2

J-VALUE	OPERAND ADDRESS
0	IW 2
1	IW 2 + (Rx)
2	IW 2 + (Rm)
3	IW 2 + (Rm+1)
J-VALUE	OPERAND ADDRESS (CASCADED)
4	IW at IW 2
5	IW at IW 2 + (Rx)
6	IW at IW 2 + (Rm)
7	IW at IW 2 + (Rm+1)
10-17	Unassigned

### OPERAND FORMATS

Literal Format - 4-bit unsigned integer

3	2	1	0
m			

4-bit m-field of the RL format instructions

Byte Format - 8-bit unsigned integer

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UPPER BYTE								LOWER BYTE							

Single-Length Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VALUE															

Double-Length Format Ra,Ra+1; Rm,Rm+1; y, y+1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HIGH BIT																LOW BIT															

Floating-Point Format (Ra), (Ra+1); (Rm), (Rm+1); (y), (y+1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HIGH BIT																LOW BIT															
CHARACTERISTIC										FRACTION						MANTISSA															

↑  
RADIX POINT

### STATUS REGISTER 2 FORMAT

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Illegal instruction; memory resume error, parity error, protect fault; or floating point (FP) interrupt data*															
Indirect control bits for R <sub>6</sub> 00 Normal Addressing															
Indirect control bits for R <sub>4</sub> 01 Normal Addressing															
Indirect control bits for R <sub>0</sub> 10 Indirect Addressing w/o Indexing															
Indirect control bits for R <sub>E</sub> 11 Indirect Addressing w Indexing															

\* Bits 7-0 are interpreted as follows:

7 6 5 4 3 2 1 0

I I C C C C X X

0 0 0 0 0 0 1 0

Instruction Register bits 11 - 4

where: II - The IOC number

CCCC - The channel number, where appropriate; otherwise the a-field of the command

XX - The IOC instruction type, as follows:

00 - Input chain  
01 - Output chain  
11 - I/O command

### INSTRUCTION FORMATS

INSTRUCTION TYPE

RL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP								a				m			

OP - 8-bit code specifying the operation; RL format only  
a - General register designator  
m - 4-bit literal constant

RR

RI, TYPE 2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP								a				m			

RI, TYPE 1

OP								d							
----	--	--	--	--	--	--	--	---	--	--	--	--	--	--	--

RK, RX

OP								a				m			
y															

OP CODE - Code specifying the operation  
a - General register or subfunction designator  
m - General register or subfunction designator  
d - Displacement value (two's complement)  
y - Address or arithmetic constant

OR

00 1  
00 1  
11 1

XOR

00 1  
00 1  
11 0

AND

00 1  
00 0  
10 1

### OPERAND FORMATION

FORMAT	DESCRIPTION
RR	Operand=(Rm)
R1, TYPE 1	Local Jump Address Y=(P)+d
R1, TYPE 2	Operand at Y=(Rm)
RK	Operand Y=y+(Rm) if m≠0 Operand Y=y if m=0
RX Word	Operand at Y=y if m=0 Operand at Y=y+(Rm) if m≠0
RX Byte	Operand at Y upper if m=0 Operand at Y=(Rm)/2+y if m≠0 B=(Rm)
RL	Operand=m (an absolute literal)

### CORDIC FUNCTIONS (OPTIONAL MATHPAC INSTRUCTIONS)

HEXADECI-MAL FORMAT	OCTAL FORMAT	CODING	FUNCTION	INPUT PARAMETERS	OUTPUT PARAMETERS										
OP	a	m	o	l	a	m									
OP	a	m	o	l	a	m									
7C	a	0	37	0	a	0	VF a	Trigonometric vector without correction	y	x	0	0	Y=-R <sub>a</sub>	X=-R <sub>a+1</sub>	W=β=tan <sup>-1</sup> $\frac{Y}{X}$
7C	a	1	37	0	a	01	RF a	Trigonometric rotate without correction	y	x	β	0	Y = y cos β + x sin β	X = x cos β - y sin β	W = 0
7C	a	2	37	0	a	02	VFP a	Trigonometric vector	y	x	0	0	X3 R = √x <sup>2</sup> + y <sup>2</sup>	W = d = tan <sup>-1</sup> $\frac{Y}{X}$	
7C	a	3	37	0	a	03	RFP a	Trigonometric rotate	y	x	β	0	Y = y cos β + x sin β	X = x cos β - y sin β	W = 0
7C	a	4	37	0	a	04	VH a	Hyperbolic vector without correction	y	x	0	0	X = $\frac{\sqrt{x^2 - y^2}}{K_1}$	W = y + tanh <sup>-1</sup> $\frac{Y}{X}$	
7C	a	5	37	0	a	05	RH a	Hyperbolic rotate without correction	y	x	β	0	Y = y cosh β + x sinh β	X = x cosh β - y sinh β	W = 0
7C	a	6	37	0	a	06	VHP a	Hyperbolic vector	y	x	0	0	X = √x <sup>2</sup> - y <sup>2</sup>	W = tanh <sup>-1</sup> $\frac{Y}{X}$	
7C	a	7	37	0	a	07	RHP a	Hyperbolic rotate	y	x	β	0	Y = y cosh β + x sinh β	X = x cosh β - y sinh β	W = 0
7C	a	1	37	0	a	01	RF a	Sin β, COS β	0	0	0.4DBA	β	Y = sin β	X = cos β	W = 0
7C	a	6	37	0	a	06	VHP a	Log <sub>e</sub> x	x-1	x+1	β	0	2√X	W = 1/2 log <sub>e</sub> x	
7C	a	7	37	0	a	07	RHP a	Exponential	1	1	v	positive	Y = e <sup>v</sup> - sinh v + cosh v	X = e <sup>v</sup> + sinh v + cosh v	W = 0
7C	a	1	37	0	a	01	RF a	Polar to Cartesian without correction	0	R	β	0	Y = $\frac{R \sin \beta}{K}$	X = $\frac{R \cos \beta}{K}$	W = 0
7C	a	3	37	0	a	03	RFP a	Polar to Cartesian	0	R	β	0	Y = $\frac{R \sin \beta}{K}$	X = $\frac{R \cos \beta}{K}$	W = 0
7C	a	1	37	0	a	01	RF a	Sin β; cos β	0	1	β	0	Y = $\frac{\sin \beta}{K}$	X = $\frac{\cos \beta}{K}$	W = 0

β - Cartesian Coordinates  
# - Angle of Rotation Trigonometric Mode  
w - Angle of Rotation hyperbolic Mode  
K - 0.4DBA  
l - 1.1ABF

Bit 15 of all input parameters indicates sign 0 = positive, 1 = negative  
Two's complement notation is used for negative values  
The radix point for Registers R<sub>6</sub> and R<sub>4+1</sub> must be the same

The maximum value for positive trigonometric coordinates x and y is 3685 for m = 0, 1 and 5482 for m = 2, 3  
The maximum value for positive hyperbolic coordinates x and y is 35CD for m = 5 and 2D7C for m = 7

The radix point for W = Constant in hyperbolic mode is between bit 2<sup>15</sup> and 2<sup>14</sup>

Angle β is represented in Binary Angular Measurement (BAMS). Bit 2<sup>15</sup> represents 180°. Each successive bit equal to one represents an angle one-half as large as its adjoining higher order bit. Least significant bit = .0054931° = 19.7°/x<sub>2</sub> for m = 4, 6 and x=76A6 for m = 6. See page 20.





INPUT OUTPUT INSTRUCTIONS

HEXADECI-MAL FORMAT	OCTAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	SRI BITS 11 10 9-8 C OV CC
E5	0	70	0 00 ACR 0	Channel Control	Master clear all channels
E0	0	4	70 0 00 04 ACR 4	Channel Control	Enable external interrupts, all channels; Set External Interrupt Enable (EIE) line
E0	0	5	70 0 00 05 ACR 5	Channel Control	Disable external interrupts, channel a; all channels; Clear External Interrupt Enable (EIE) line
E0	a	6	70 0 a 06 CCR a.6	Enable Selected Interrupts	Enable Class II, Priority 2,3,4 interrupts, channels 0 to a-1
E0	a	7	70 0 a 07 CCR a.7	Disable Selected Interrupts	Disable Class II, Priority 2,3,4 interrupts, channels 0 to a-1
E0	a	8	70 0 a 08 CCR a.8	Channel Control	Master clear, channel a
E0	a	9	70 0 a 09 CCR a.9	Clear Input on Channel a	
E0	a	A	70 0 a 0A CCR a.A	Clear Output on Channel a	
E0	A	C	70 0 a 0C CCR a.C	Channel Control	Enable external interrupts, channel a; Set External Interrupt Enable (EIE) line
E0	A	D	70 0 a 0D CCR a.D	Channel Control	Disable external interrupts, channel a; Clear External Interrupt Enable (EIE) line
E0	A	E	70 0 a 0E CCR a.E	Channel Control	Enable Class III, Priority 2,3,4 interrupts, channel a
E0	A	F	70 0 a 0F CCR a.F	Channel Control	Disable Class III, Priority 2,3,4 interrupts, channel a
INPUT/OUTPUT INSTRUCTIONS - COMMAND INSTRUCTIONS					
E6	a	2	71 2 a 02 ICK a.Y	Initiate Input Chain	Y-IOCM <sub>a</sub> ; initiate input chain
E6	a	6	71 2 a 06 OCK a.Y	Initiate Output Chain	Y-IOCM <sub>a</sub> ; initiate output chain
E6	a	m	71 2 a 0M WMK a.Y,m	Write Control Memory	Y-IOCM <sub>a</sub> ; channel a
E6	a	m	71 2 a 0M WCM a.Y,m	Write Control Memory	Y-IOCM <sub>a</sub> ; channel a
E7	a	m	71 3 a 0M WIM a.Y,m	Write Control Memory	(Y)-IOCM <sub>a</sub> ; channel a
E8	a	m	72 3 a 0M RIM a.Y,m	Read Control Memory	Channel a, (IOCM <sub>a</sub> ) - Y
E8	a	m	72 3 a 0M RCM a.Y,m	Read Control Memory	Channel a, (IOCM <sub>a</sub> ) - Y
F8	a	m	76 0 a 0M SICR a.m	Serial Interface Control	Set or clear serial channel a
F8	a	m	76 3 a 0M SSTA a.Y,m	Store Serial Status	Channel a status bits per m - Y
INPUT/OUTPUT INSTRUCTIONS - CHAIN INSTRUCTIONS					
E2	a	m	70 2 a 0M LCMi a.Y,m	Load Control Memory	(Y,Y <sub>0</sub> ) -> BCW, BAP; initiate transfer
E3	0	70	3 00 00 IO 0.Y	Input Data	(Y,Y <sub>0</sub> ) -> BCW, BAP; initiate transfer
E3	1	70	3 01 00 IO 1.Y	Output Data	(Y,Y <sub>0</sub> ) -> BCW, BAP; initiate transfer
E3	2	70	3 02 00 IO 2.Y	External Function	(Y,Y <sub>0</sub> ) -> BCW, BAP; initiate transfer
E3	3	70	3 03 00 IO 3.Y	Force External Function	(Y,Y <sub>0</sub> ) -> BCW, BAP; initiate transfer
E6	0	m	71 2 00 m LCMK m.Y	Load Control Memory	Y-IOCM <sub>m</sub>
E7	0	m	71 3 00 m LCMi m.Y	Load Control Memory	(Y)-IOCM <sub>m</sub>
E8	0	m	72 3 00 m SCM m.Y	Store Control Memory	(IOCM <sub>m</sub> ) - Y
EC	0	73	0 00 00 HCR	Halt Chain	Halt chaining (chaining)
EC	1	73	0 01 00 IPR	Interrupt Processor	Generate chain interrupt (chaining)
EF	0	73	3 00 00 ZF.Y	Zero Flag	0 -> Y <sub>15</sub> , 14
EF	1	73	3 01 00 SF.Y	Set Flag	1 -> Y <sub>15</sub> , 14
EF	2	73	3 02 00 TF.Y	Test and Set Y	0 -> Y <sub>15</sub> , 14 set condition
EF	4	73	3 04 m ZB.Y,m	Clear Bit	0 -> Y <sub>m</sub>
EF	5	73	3 05 m SB.Y,m	Set Bit	1 -> Y <sub>m</sub>
EF	7	73	3 07 m CB.Y,m	Compare Bit to Zero	Y=0 set condition
F2	0	74	2 00 00 SJC 0.Y	Serial Jump (Unconditional)	Unconditional Y - CAP; clear flag
F2	1	74	2 01 00 SJC 1.Y	Serial Jump (Conditional)	Serial Jump if suppress flag not set. No jump for MIL-STD-1397 or NAT-STD-4153. (1)
F2	2	74	2 02 00 SJC 2.Y	Serial Jump (Conditional)	Serial Jump if monitor flag set. No jump for MIL-STD-1397 or NAT-STD-4153. (1)
F2	4	74	2 04 00 SJC 4.Y	Serial Jump (Conditional)	Jump if condition bit (bit 15) in I/O status word is set
F2	8	74	2 10 00 SJC 8.Y	Serial Jump (Conditional)	Y -> CAP if Input Buffer is active
F2	9	74	2 11 00 SJC 9.Y	Serial Jump (Conditional)	Y -> CAP if Output Buffer is active
F2	A	74	2 12 00 SJC A.Y	Serial Jump (Conditional)	Y -> CAP if External Function Buffer is active. No jump for MIL-STD-1397, RS-232-C, or VACALEE
F4	0	m	75 0 00 m SFSC m	Search for sync	Perform functions per m-designator
F8	0	m	76 0 00 m CSIR m	Serial Interface Control	Set or clear serial channel discrete function
F8	0	m	76 3 00 m CSST y,m	Store Serial Status	Serial status bit per m - Y
F8	a	m	77 3 a 0M IIC a.Y,m	Built-In Test (BIT)	Execute the IOC BIT subtest specified by (Y)

(1) For MIL-STD-1397 and RS-232-C flag is cleared during next character time; for VACALEE, flag is cleared when next character is transferred to memory.

INTERRUPT ENTRANCE ADDRESS INDEX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ZEROS											IOC	INTERRUPT			
											#	CODE			

Class I Interrupt Address Index

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ZEROS											INTERRUPT				
											CODE				

Class II Interrupt Address Index

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ZEROS											IOC	CHANNEL	INTERRUPT		
											#	NUMBER	CODE		

Class III Interrupt Address Index

MIL-STD-1397

PARALLEL OPERATING MODES

MODE REGISTER						MODE OF OPERATION
15-5	4	3	2	1	0	
0	0	0	0	0	0	
0	0	0	0	0	1	
0	0	0	0	1	0	COMPUTER TO PERIPHERAL
0	0	0	1	0	0	16-BIT
0	0	1	0	1	0	
0	0	1	1	0	0	
0	0	1	1	1	0	
0	1	0	0	0	0	COMPUTER TO PERIPHERAL - 16-BIT
0	1	0	0	0	1	COMPUTER TO COMPUTER - 16-BIT
0	1	0	1	0	0	UNDEFINED
0	1	0	1	1	1	TEST MODE - 16-BIT
0	1	1	0	0	0	COMPUTER TO PERIPHERAL - 32-BIT
0	1	1	0	1	0	COMPUTER TO COMPUTER - 32-BIT
0	1	1	1	0	0	EXTERNALLY SPECIFIED ADDRESSING
0	1	1	1	1	1	UNDEFINED TEST MODE - 32-BIT
1	0	X	X	X	X	PERIPHERAL INPUT CHANNEL (PIC)
1	1	X	X	X	X	PERIPHERAL INPUT CHANNEL (PIC)
NOT USED						

MIL-STD-1397 TYPE D AND NAT-STD-4153  
(MIL-STD-1397 TYPE E) OPERATING MODES

MODE REGISTER						MODE OF OPERATION
15-4	3	2	1	0		
0	0	0	0	0		
0	0	0	1	0		
0	0	1	0	0		OFF
0	0	1	1	0		
0	1	0	0	0		
0	1	0	1	0		COMPUTER TO COMPUTER, LOOP TEST, 16-BIT
0	1	0	1	1		COMPUTER TO PERIPHERAL, 16-BIT
0	1	1	0	0		COMPUTER TO COMPUTER, 16-BIT
0	1	1	0	1		COMPUTER TO PERIPHERAL, 32-BIT
0	1	1	1	0		COMPUTER TO COMPUTER, 32-BIT
0	1	1	1	1		COMPUTER TO PERIPHERAL, DUAL CHANNEL, 32-BIT
1	1	1	1	1		COMPUTER TO COMPUTER, DUAL CHANNEL, 32-BIT
NOT USED						

MIL-STD-1397 AND RS-232-C OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											IF BIT 3 = 0 (NO PARITY)				
											00 -> 5-BIT CHARACTER				
											01 -> 6-BIT CHARACTER				
											10 -> 7-BIT CHARACTER				
											11 -> 8-BIT CHARACTER				
											IF BIT 3 = 1 (INCLUDES PARITY)				
											00 -> 6-BIT CHARACTER				
											01 -> 7-BIT CHARACTER				
											10 -> 8-BIT CHARACTER				
											11 -> 9-BIT CHARACTER				
											0 -> SELECT ODD PARITY				
											1 -> SELECT EVEN PARITY				
											0 -> DISABLE PARITY CHECKING				
											1 -> ENABLE PARITY CHECKING				
											0 -> ONE STOP-BIT	ASYNCHRONOUS			
											1 -> TWO STOP-BITS	OUTPUT			
											0 -> SYNCHRONOUS CHANNEL OPERATION <sup>(1)</sup>				
											1 -> ASYNCHRONOUS CHANNEL OPERATION <sup>(1)</sup>				
											0 -> RS-232-C OPERATION <sup>(1)</sup>				
											1 -> MIL-STD-1397 OPERATION <sup>(1)</sup>				
											ASYNCHRONOUS CLOCK SPEED SELECTION				
											00	RESERVED	10h	9600 BAUD	
											01	RESERVED	11h	4800 BAUD	
											02	50 BAUD	12h	1800 BAUD	
											03	75 BAUD	13h	1200 BAUD	
											04	134.5 BAUD	14h	2400 BAUD	
											05	200 BAUD	15h	300 BAUD	
											06	600 BAUD	16h	150 BAUD	
											07	2400 BAUD	17h	110 BAUD	
											MUST BE ZERO				
											NOT USED				

(1) Set by hardware



I/O CONTROL MEMORY ADDRESS SELECTION

a-VALUE	WORD	m-VALUE	MIL-STD-1397 A, B, C	MIL-STD-1397 TYPE D SERIAL NAT-STD-4153	RS-232-C MIL-STD-188C, VACALES	NAT-STD-4156
Channel designator	0	0	Input BWC	Input BWC	Input BWC	Input BWC
for	1	1	Input BAP	Input BAP	Input BAP	Input BAP
command	2	2	Input CAP	Input CAP	Input CAP	Input CAP
instructions,	3	3	Reserved*	Reserved*	Reserved*	Reserved*
not used	4	4	Output BWC	Output BWC	Output BWC	Output BWC
for	5	5	Output BAP	Output BAP	Output BAP	Output BAP
chaining	6	6	Output CAP	Output CAP	Output CAP	Output CAP
instructions	7	7	Reserved*	Reserved*	Reserved*	Reserved*
	8	8	Reserved*	Reserved*	Monitor Word	Reserved*
	9	9	Reserved*	Reserved*	Suppress Word	---
	A	A	Operating Mode	Operating Mode	Serial Mode	Reserved*
	B	B	---	---	---	Reserved*
	C-F	C-F	Not Used	---	---	Reserved*

\*Reserved addresses may be used for future enhancements.

I/O CONTROL MEMORY

Word 0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Word 0	TM	PS	B	Buffer Transfer Count (BTC)												
Word 1	Buffer Address Pointer (BAP)															
Word 2	Chain Address Pointer (CAP)															
Word 3	Reserved															
Word 4	TM	PS	B	Buffer Transfer Count (BTC)												
Word 5	Buffer Address Pointer (BAP)															
Word 6	Chain Address Pointer (CAP)															
Word 7	Reserved															
Word 8	Monitor Register <sup>(1)</sup>															
Word 9	Suppress Register <sup>(1)</sup>															
Word A	Operating Mode Information															
Word B-E	Not Used															

TM = 00 - Abort the transfer. For input, continue accepting the input data, but do not write it into memory.

TM = 01 - Transfer 8-bit bytes.

TM = 10 - Transfer 16-bit words.

TM = 11 - Transfer 32-bit double words.

PS = 0 - Use page register set 0.

PS = 1 - Use page register set 2 if the channel number of the group is less than 8; otherwise use page register set 3.

B = 0 - Most significant byte will be used when performing 8-bit transfers.

B = 1 - Least significant byte will be used when performing 8-bit transfers. The B-bit changes state as each byte transfers.

<sup>(1)</sup> RS-232-C/MIL-STD-188C only

VACALES OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NOT USED															
0 → SELECT ODD PARITY															
1 → SELECT EVEN PARITY															
0 → DISABLE PARITY CHECKING															
1 → ENABLE PARITY CHECKING															
NOT USED															
1 → VACALES 0 → NOT VACALES															
0000 → 1-BIT CHARACTER															
1111 → 16-BIT CHARACTER															

SFSC OPERATIONS

3	2	1	0
M-FIELD OF SFSC INSTRUCTION			
SET SYNC SERIAL CHANNEL ACTIVE AND ENABLE CHAIN.			
ON SYNC OR ASYNC CHANNEL, SET SUPPRESS AND ENABLE CHAIN WHEN INPUT CHARACTER = (SUPPRESS REGISTER); DISCARD THAT CHARACTER.			
ON SYNC OR ASYNC CHANNEL, SET MONITOR AND ENABLE CHAIN WHEN INPUT CHARACTER = (MONITOR REGISTER), TERMINATE THE BUFFER.			
ON ACTIVE SYNC CHANNEL, SEARCH FOR CHARACTER LENGTH WORD = (SUPPRESS REGISTER), WHEN FOUND, ENABLE CHAIN AND COMPARE NEXT INPUT CHARACTER. IF EQUAL, SET SUPPRESS.			

BITS 2 AND 3 USED FOR VACALES "SEARCH FOR SYNC"

OPERATION CODE 3D, SET SUPPRESS, SET MONITOR AND SEARCH FOR SYNC m-DESIGNATOR FUNCTIONS

m-VALUE	INTERFACE	FUNCTION
0000	Sync	Disable sync, disable monitor, disable set suppress, and enable next chain instruction.
0000	Async	Disable set monitor, disable set suppress, and enable next chain instruction.
0001	Sync	Hold sync active, disable set monitor, disable set suppress, and enable next chain instruction.
0010	Async	Enable set suppress, disable set monitor, and enable next chain instruction.
0011	Sync	Hold sync active, enable set suppress, disable set monitor, and enable next chain instruction.
0100	Async	Enable set monitor, disable set suppress, and enable next chain instruction.
0101	Sync	Hold sync active, enable set monitor, disable set suppress, and enable next chain instruction.
0110	Async	Enable set monitor, enable set suppress, enable next chain instruction.
0111	Sync	Hold sync active, enable set monitor, enable set suppress, enable next chain instruction.
1000	-	No operation and enable next chain instruction.
1001	Sync, MIL-STD-188C, RS-232-C	Enable search for sync, disable set suppress after sync is established, and disable set monitor, disable chaining until function is complete.
1001	Sync, VACALES	Enable search for sync, disable set suppress after sync is established, and disable set monitor, disable chaining until function is complete.
1010	-	No operation and enable next chain instruction.
1011	Sync, MIL-STD-188C, RS-232-C	Enable search for sync, enable set suppress, and disable set monitor; disable chaining until function is complete.
1011	Sync, VACALES	Enable search for sync bit-by-bit, enable set suppress, and disable set monitor; disable chaining until function is complete.
1100	-	No operation and enable next chain instruction.
1101	Sync, MIL-STD-188C, RS-232-C	Enable search for sync, disable set suppress after sync is established, and enable set monitor; disable chaining until function is complete.
1101	Sync, VACALES	Enable search for sync character compare, set suppress flag if the next character compares, disable set monitor and disable set suppress on subsequent characters; enable next chain instruction after the character compare.
1110	-	No operation and enable next chain instruction.
1111	Sync, MIL-STD-188C, RS-232-C	Enable search for sync, enable set monitor and enable set suppress; disable chaining until function is complete.
1111	Sync, VACALES	Enable search for sync character compare, set suppress flag if the next character compares, enable set monitor and enable set suppress on subsequent characters; enable next chain instruction after the character compare.

STORE STATUS BIT INTERPRETATION FOR VACALES

BIT	FUNCTION	DESCRIPTION
2 <sup>1</sup>	OVERRUN	THE SERIAL I/O DID NOT TRANSFER TO MEMORY BEFORE ANOTHER I/O WORD WAS RECEIVED.
2 <sup>2</sup>	PARITY ERROR	THE SERIAL I/O DETECTED A PARITY ERROR ON AN INPUT DATA WORD.
2 <sup>3</sup>	SYNC ERROR	THE INBOUND DISCRETE CONTROL LINE, SYNC ERROR, WAS SET BY AN EXTERNAL DEVICE.

OPERATION CODE 38, CHANNEL CONTROL INSTRUCTION m-DESIGNATOR AND a-DESIGNATOR

ULTRA SYMBOL	CODING FORMAT		OPERATION
	m-VALUE	a-VALUE	
ACR (1)	0	0	Master Clear - All channels - Deactivate all chains - Terminate all I/O transfers - Disable all external interrupt data storage and clear all EIE lines - Clear all pending Class III interrupts, disable further generation of Class III Priority 2, 3, and 4 interrupts - Clear intercomputer time-out function - Clear serial monitor and suppress flags.
	1	-	Illegal
	2	-	Illegal
	3	-	Illegal
	4	-	Enable all channels' external interrupt data storage; set all EIE lines.
	5	-	Disable all channels' external interrupt data storage; clear all EIE lines.
	6	0	Enable all channels' external interrupt monitors to allow Class III, priority 2, 3, and 4 interrupt generation. If external interrupt data were stored while monitors were disabled, generate the Class III, priority 2 interrupt.
	6	1-F	Enable external interrupt monitors for all channels with priority lower than the channel defined by a to allow Class III, priority 2, 3, and 4 interrupt generation. If external interrupt data was stored while monitors were disabled, generate the Class III, priority 2 interrupt.
	7	0	Disable priority 2, 3, and 4 interrupt generation for all channels.
	7	1-F	Disable priority 2, 3, and 4 interrupt generation by channels with priority lower than the channel defined by a.
CCR (2)	8	0-F	Master Clear the channel defined by a (see m = 0 above).
	9	0-F	Master Clear input on channel defined by a.
	A	0-F	Master Clear output on channel defined by a.
	B	-	Illegal
	C	0-F	Enable the channel external interrupt data storage; set EIE line or send command.
	D	0-F	Disable the channel external interrupt data storage; clear EIE line.
	E	0-F	Enable the channel Class III priority 2, 3, and 4 interrupt generation (see m = 6 above).
	F	0-F	Disable the channel Class III priority 2, 3, and 4 interrupt generation.

NOTES: (1) Operations affecting all channels collectively (command or chaining)  
(2) Operations affecting only the channel specified by the a-designator (command) or the associated channel (chaining)  
For all I/O instructions, RK and RX formats, Y = y (indexing and indirect addressing cannot be used).

JUMP (CHAINING) a-DESIGNATOR JUMP CONDITIONS

ULTRA SYMBOL	a-VALUE	JUMP CONDITION
SJC	0	Unconditional jump
	1	Serial jump if suppress flag not set (for MIL-STD-188C and RS-232-C, flag is cleared during next character time; for VACALES, flag is cleared when next character is transferred to memory). (No jump for MIL-STD-1397 or NAT-STD-4153.)
SJMC	2	Serial jump if monitor flag set (for MIL-STD-188C and RS-232-C, flag is cleared when next character is transferred to memory). (No jump for MIL-STD-1397 or NAT-STD-4153.)
	4	Jump if condition bit (bit 15) in the I/O status word is set.
	A	Jump if input buffer is active.
	B	Jump if output buffer is active.
	C	Jump if external function buffer is active. (No jump for MIL-STD-188C, RS-232-C, or VACALES.)

OPERATION CODE 3E, DISCRETE SET/CLEAR FUNCTIONS

m-VALUE	FUNCTION	MIL-STD-188C/VACALES		RS-232-C	
		LINE DESIGNATOR MIL-STD-188C	LINE DESIGNATOR VACALES	DISCRETE	LINE DESIGNATOR
0	Enable Loop Test (internal)	(1)	(1)	(1)	-
1	Disable Loop Test (internal)	(1)	(1)	(1)	-
2	Not Used	Not Used	Not Used	Not Used	-
3	Not Used	Not Used	Not Used	Not Used	-
4	Noop	J	J	J (non-Std.)	J
5	Noop	J	J	J (non-Std.)	J
6	On	H	Transmitter Prep.	Dsbl. Ring Indicator	-
7	Off	H	Transmitter Prep.	Intrpt. (1)	-
8	On	G	G	Enbl. Ring Indicator	CA
9	Off	G	G	Intrpt.(1)	CA
A	On	F	F	Request to Send	CH
B	Off	F	F	Request to Send	CH
C	On	D	D	New Sync	CD
D	Off	D	D	New Sync	CD
E	On	A	Loop Back (external)	Data Terminal Ready	-
F	Off	A	Loop Back (external)	Data Terminal Ready	-
	On		Loop Back (external)	Modem Loop Test (external)	-
	Off		Loop Back (external)	Modem Loop Test (external)	-

(1) Internal function - no interface line affected.

I/O STATUS WORD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CHANNEL NUMBER															
CHANNEL TYPE:															
0000 <sub>2</sub> = VACALES SERIAL															
0001 <sub>2</sub> = RESERVED															
0011 <sub>2</sub> = RESERVED															
0100 <sub>2</sub> = MIL-STD-1397 TYPE A, B, C															
0101 <sub>2</sub> = MIL-STD-1397 TYPE D															
0110 <sub>2</sub> = RS-232-C															
0111 <sub>2</sub> = MIL-STD-188C															
1000 <sub>2</sub> = NAT-STD-4153 (MIL-STD-1397 TYPE E)															
1001 <sub>2</sub> = NAT-STD-4156															
1111 <sub>2</sub> = RESERVED															
INPUT CHAIN INTERRUPT PENDING															
OUTPUT CHAIN INTERRUPT PENDING															
EXTERNAL INTERRUPT PENDING															
ERROR/TIMEOUT INTERRUPT PENDING															
CHANNEL INPUT ACTIVE															
CHANNEL OUTPUT ACTIVE															
EXTERNAL INTERRUPT ENABLED															
TEST CONDITION FOR CONDITIONAL JUMPS															

STATUS WORD INTERPRETATION


WORD BIT	MIL-STD-188C FUNCTION	RS-232-C FUNCTION	MIL-STD-188C AND RS-232-C DESCRIPTION
2 <sup>0</sup>	PARITY ERROR	PARITY ERROR	SERIAL CHANNEL DETECTS A PARITY ERROR ON AN INPUT WORD.
2 <sup>1</sup>	OVERRUN	OVERRUN	SERIAL CHANNEL DOES NOT STORE AN INPUT WORD BEFORE ANOTHER IS TRANSMITTED.
2 <sup>2</sup>	BREAK	BREAK	SERIAL CHANNEL DOES NOT DETECT A STOP-BIT. (USED IN ASYNCHRONOUS MODE ONLY)
2 <sup>3</sup>	E ACTIVE	CLEAR TO SEND	LINE IS SET "ACTIVE" BY AN EXTERNAL EQUIPMENT.



### MEMORY MAPPED INPUT/OUTPUT CONTROL AND STATUS REGISTER

SET BY CP/IOC, CLEARED BY MMIO WHEN BUS INITIALIZATION SIGNAL OCCURS

SET AND CLEARED BY MMIO WHEN CONDITION OCCURS; CLEARED BY MMIO WHEN BUS INITIALIZATION SIGNAL OCCURS



NOTES: (1) NOT MODIFIABLE BY EXTERNAL EQUIPMENT  
(2) NOT MODIFIABLE BY CP OR IOC

MMIO MAIN MEMORY ADDRESS ASSIGNMENTS ARE LIMITED TO 0-8K. EACH MMIO CHANNEL REQUIRES FOUR CONSECUTIVE LOCATIONS. MEMORY ADDRESS ASSIGNMENTS ARE HARDWIRED PER USER DEFINITIONS. MMIO EXTERNAL INTERRUPTS USE THE CLASS III INTERRUPT ENTRANCE ADDRESS.

MEMORY MAPPED INPUT/OUTPUT ASSIGNED ADDRESSES


ADDRESS X - EXTERNAL INTERRUPT WORD  
x+1 - INPUT DATA WORD  
x+2 - OUTPUT DATA WORD  
x+3 - MMIO CONTROL/STATUS WORD

### I/O CONNECTOR AND CABLE TYPES


CHANNEL TYPE	CABLE TYPE	CONN. PER CHAN.	MOUNTED I/O CONNECTOR	MATING I/O CONNECTOR	CONT.
MIL-STD-1397 Type A, B, C	2U45 2AU40	2	INPUT D38999/20WG35AN OUTPUT D38999/20WG35AA	INPUT D38999/20WG35SN OUTPUT D38999/20WG35SA	79
MIL-STD-1397 Type D	RG-11 RG-12	2	COAXIAL AMPHENOL PN34475-1050	COAXIAL AMPHENOL PN53250-1000	2
NAT-STD-4153 (MIL-STD-1397 Type E)	TRF-58 TRF-8	2	TRIAxIAL TROMPETER PN BJ80	TRIAxIAL TROMPETER PN80-14A	2
MIL-STD-188C, VACALES	2U19	1	D38999/20WE26AN	D38999/26WE26SN	26
RS-232-C		1	D38999/20WE26AN	D38999/26WE26SN	26
NAT-STD-4156	2U-10 (10 twisted pair with overall braid shield)	1	D38999/20WE26AA	D38999/26WE26SA	26

### MIL-STD-1397 PARALLEL INTERFACE

COMPUTER TO PERIPHERAL EQUIPMENT INTERFACE  
(8, 16, or 32 BIT PARALLEL TRANSFERS)




### MIL-STD-188C AND VACALES INTERFACE




\* PROGRAM CONTROLLED LINES ARE ASSIGNED FUNCTIONS ACCORDING TO THE NEED OF THE PARTICULAR EQUIPMENT CONNECTED TO THE CHANNEL.


### RS-232-C INTERFACE




### MIL-STD-1397 TYPE D INTERFACE



### NAT-STD-4156 INTERFACE



### NAT-STD-4153 (MIL-STD-1397 TYPE E) INTERFACE



(2) USED ONLY FOR AN/UJK-44(V) TO AN/UJK-44(V) COMMUNICATION

### ASCII CHARACTER SET

ASCII	OCT	HEX	DEC
NUL	00	00	00
SOH	01	01	001
STX	02	02	002
ETX	03	03	003
EDT	04	04	004
ENO	05	05	005
ACK	06	06	006
BEL	07	07	007
BS	08	08	008
HT	09	09	009
LF	0A	0A	010
VT	0B	0B	011
FF	0C	0C	012
CR	0D	0D	013
SO	0E	0E	014
SI	0F	0F	015
DLE	10	10	016
DC1	11	11	017
DC2	12	12	018
DC3	13	13	019
DC4	14	14	020
NAK	15	15	021
SYN	16	16	022
ETB	17	17	023
CAN	18	18	024
EM	19	19	025
SUB	1A	1A	026
ESC	1B	1B	027
FS	1C	1C	028
GS	1D	1D	029
RS	1E	1E	030
US	1F	1F	031
SP (Space)	20	20	032
! (Exclamation)	21	21	033
" (Quote)	22	22	034
# (Number)	23	23	035
\$ (Dollar Sign)	24	24	036
% (Percent)	25	25	037
& (Ampersand)	26	26	038
' (Apostrophe)	27	27	039
( (Left Parenthesis)	28	28	040
) (Right Parenthesis)	29	29	041
* (Asterisk)	2A	2A	042
+ (Plus)	2B	2B	043
, (Comma)	2C	2C	044
- (Minus)	2D	2D	045
. (Period/Dec. Pt.)	2E	2E	046
/ (Slash)	2F	2F	047
0	30	30	048
1	31	31	049
2	32	32	050
3	33	33	051
4	34	34	052
5	35	35	053
6	36	36	054
7	37	37	055
8	38	38	056
9	39	39	057
: (Colon)	3A	3A	058
; (Semicolon)	3B	3B	059
< (Less than)	3C	3C	060
= (Equal)	3D	3D	061
> (Greater than)	3E	3E	062
? (Question Mark)	3F	3F	063

Note: The undefined ASCII characters are not used.

### MDS COMMAND SUMMARY

Representations of command use modified Backus-Naur notation.

[ ] means optional  
{ } means choose one

#### MDS CONTROL COMMANDS (paragraph 2.4)

RESET	Reset the MDS
FORM [[H,HEX,O,OCT]]	Select data display and entry format
GRS [[0,1,C]]	Select general-register set for reference by MDS
PRS [[0,1,2,3,C]]	Select page-register set for reference by MDS
IOC [[0,1,2,3]]	Select IOC for reference by MDS

#### MAINTENANCE PANEL SWITCH EMULATION COMMANDS (paragraph 3.2)

MC	Master Clear (paragraph 3.2.1)
JS1 [[ON,OFF]]	Enable/Disable Jump Stop 1 (paragraph 3.2.2)
JS2 [[ON,OFF]]	Enable/Disable Jump Stop 2 (paragraph 3.2.2)
BOOT [[1,2]]	Select bootstrap option (paragraph 3.2.6)
LOAD	Start bootstrap load (paragraph 3.2.3)
RTCS [[OFF,EXT,1K,32K]]	Set RTC Switch (paragraph 3.2.4)
ICT [[ENA,DIS]]	Enable/Disable Intercomputer Timeouts (paragraph 3.2.5)
PWFI	Initiate simulated power fault (paragraph 3.2.7)
PWFC	Clear simulated power fault (paragraph 3.2.7)
CFI	Clear status display PWFLT and PGFLT fault indicators (paragraph 3.2.8)

#### REGISTER REFERENCE COMMANDS (paragraph 3.3)

##### Control Registers (paragraph 3.3.1)

reg [[val]]	Change value in specified register
P[ val]	Change the contents of the P register
IR	Inspect the contents of the Instruction Register
SR[[ val]]	Change the contents of Status Register 1
SR2[ val]	Change the contents of Status Register 2
RTC[ val]	Change the contents of RTC register lower half
RTC[ val]	Change the contents of RTC register upper half
MON[ val]	Change the contents of the monitor clock register

##### General Registers (paragraph 3.3.2)

GR	Display the contents of all 16 registers in the selected general register set.
GRg[ val]	Change the contents of general register (rg) in the selected register set.

##### Page Register (paragraph 3.3.3)

PR	Display the contents of all 64 registers in the selected combined-page register set.
PRrg[ val]	Change the contents of page register (rg) in the selected page register set.

CR	Display the contents of all 64 registers in the selected CPU page-register set.
----	---

CRg[ val]	Change the contents of register (rg) in the selected page-register set.
-----------	---

MR	Display the contents of all 64 registers in the selected MAE page-register set.
----	---

MRg[ val]	Change the contents of register (rg) in the selected page-register set.
-----------	---

N[.value]	Change the contents of the next higher general register page register, control memory location, main memory location, bit signature word, or diagnostic signature word, depending on which type of these items was last accessed by MDS software (paragraph 5.3).
-----------	---

NOTE: For all above commands, if the value or options were omitted from the command entry, the current setting or value of the switch or register will be displayed.



PROGRAM EXECUTION COMMANDS (paragraph 3.4.1)

RUN [reladr] Start program execution and set P register to relative starting address (reladr) specified (paragraph 3.4.1).  
 R [reladr]  
 RUNJ [reladr] Start program execution, set P register to relative starting address (reladr) specified, and continue until a jump instruction has been executed (paragraph 3.4.2).  
 RJ [reladr]  
 STOP Stop an executing program (paragraph 3.4.3)  
 STEP [ steps][reladr] Op step the MRP for the specified number of steps and set P register to the relative starting address (reladr) address specified (paragraph 3.4.4)  
 S [ steps][reladr]  
 RUNI Start execution for all IOC(s) (paragraph 3.4.5)  
 RI  
 STOPI Stop execution for all IOC(s) (paragraph 3.4.6)  
 STEPI [num,ioc] Op-step ioc for num steps (paragraph 3.4.7)  
 SI [num,ioc]  
 BP [ [0,1,2,3,C,D,E] [C,D,E,R,W,X,S,F]address] Select, clear, enable, disable, or change breakpoints (paragraph 3.4.8)  
 HIST Display P-Jump history (paragraph 3.4.9)

IOC COMMANDS (section 4)

CM ch Display the contents of all 16 control memory locations for the selected channel on the selected IOC (paragraph 4.2).  
 CM ch [ wrnm][val]  
 CHST ch Inspect channels ch (paragraph 4.3)  
 IOST [ioc] Inspect selected ioc status (paragraph 4.4)

MAIN MEMORY COMMANDS (section 5)

M adr[ value] Inspect and change adr referenced and place designated value (1: numeric; 2: ASCII) in specified main memory location (paragraph 5.2)  
 D [adr][ len] Display (dump) block of memory in constant (single numeric) format (paragraph 5.4)  
 DUMP [adr][ len]  
 DA [adr][len] Display block of memory from memory block starting address (adr), len long, in ASCII format (paragraph 5.4)  
 DUMPA [adr] [ len]  
 CONS adr,len,value Store a constant at memory block starting address (adr), len long, of specified numeric value in several locations (paragraph 5.5)  
 COPY from, len,dest Duplicate the contents of designated (from) consecutive memory locations of len length to a different group of consecutive memory locations (dest) (paragraph 5.6)  
 COMP bikadr1, len, bikadr2 [ d] Compare two blocks of memory, bikadr1 and bikadr2, of len length, and display the differences (d) (paragraph 5.7)

DIAGNOSTICS (section 6)

TEST Initiate a BIT (paragraph 6.2)  
 TPxx [,value] Inspect [or change] a value in test parameter word xx (paragraph 6.3)  
 FS Display contents of FS words (paragraph 6.4)

ANGULAR EQUIVALENTS

BIT	ANGLE (DEGREES)	ANGLE (RADIAN)
15	180	3.14159
14	90	1.57079
13	45	0.78540
12	22.5	0.39270
11	11.25	0.19635
10	5.625	0.09818
9	2.8125	0.04909
8	1.4063	0.02454
7	0.7031	0.01227
6	0.3516	0.006136
5	0.1758	0.003068
4	0.08789	0.001534
3	0.04395	0.000767
2	0.02197	0.000383
1	0.01099	0.000192
0	0.005493	0.000096