

OCTAL		HEXADECIMAL		CODING		INSTRUCTION	OPERATION	SR1 BITS				
FORMAT		FORMAT		FORMAT				C	OV	CC		
o	f	a	m	OP	a	m						
00	0	01	00	1	ICP	a	Initiate CP Bit	Execute the CP Bit Subtest specified by (R ₀) ₇₋₀	-	-	-	
00	0	0	02	00	0	2	SRM	RAM BIT Sig to 78-7D	BIT Signature to CP Control Memory 78 thru 7D	-	-	-
00	0	0	03	00	0	3	LRM	78-7D to RAM BIT Sig	CP Control Memory 78 thru 7D to BIT Signature	-	-	-
00	0	0	04	00	0	4	IMP	Initiate MP BIT	Execute maintenance panel subtest	-	-	-
00	0	0	05	00	0	5	IDS	Initiate/Update Deadstick	Activate/reset the deadstick timer	-	-	-
00	0	0	06	00	a	6	RSCS a	Read Semi Conductor Memory Status Register	SCM SR → R ₀	-	-	-
00	0	0	07	00	0	7	EEC	Enable Error Correct Logic	1 → SCM SR bit 2 ⁴	-	-	-
00	0	0	08	00	0	8	DEC	Disable Error Correct Logic	0 → SCM SR bit 2 ⁴	-	-	-
00	0	0	09	00	0	9	SEL a	Search Error Log		-	-	-
00	0	0	m	00	a	m	-	With m=0 A-F Illegal	Causes CP Instruction Fault Interrupt when executed	-	-	-
00	2	a	m	02	a	m	SPT a,y,m	Stack Put Top	(Y)→(R ₀); (R ₀)→Y	-	-	-
00	3	a	m	03	a	m	BL a,y,m	Byte Load	(Y) _{byte} →R ₀	0	0	X
01	0	a	m	04	a	m	LR a,m	Load (Register)	(R _m)→R ₀	0	0	X
01	1	a	m	05	a	m	LI a,m	Load (Indirect)	(Y*)→R ₀	0	0	X
01	2	a	m	06	a	m	LK a,y,m	Load (Constant)	Y→R ₀	0	0	X
01	3	a	m	07	a	m	L a,y,m	Load	(Y)→R ₀	0	0	X
02	0	a	00	08	a	0	PR a	Make Positive (Register)	If (R ₀)<0,0→(R ₀)→R ₀ If (R ₀)≥0,(R ₀) unchanged	X	X	X
02	0	a	01	08	a	1	NR a	Make Negative (Register)	If (R ₀)≥0,0→(R ₀)→R ₀ If (R ₀)<0,(R ₀) unchanged	X	0	X
02	0	a	02	08	a	2	RR a	Round (Register)	(R ₀)+(R ₀ +1)15→R ₀	X	X	X
02	0	a	04	08	a	4	TCR a	Two's Complement	0 - (R ₀)→R ₀	X	X	X
02	0	a	05	08	a	5	TCDR a	Two's Complement Double (Register)	0 - (R ₀ , R ₀ +1) → R ₀ ,R ₀ +1	X	X	X
02	0	a	06	08	a	6	OCR a	One's Complement	FFFF+(R ₀)→R ₀	0	0	X
02	0	a	10	08	a	8	IROR a	Increase by 1 (Register)	(R ₀)+1→R ₀	X	X	X
02	0	a	11	08	a	9	DROR a	Decrease by 1 (Register)	(R ₀)-1→R ₀	X	X	X
02	0	a	12	08	a	A	IRTR a	Increase by 2 (Register)	(R ₀)+2→R ₀	X	X	X
02	0	a	13	08	a	B	DRTR a	Decrease by 2 (Register)	(R ₀)-2→R ₀	X	X	X
02	1	a	m	09	a	m	LDI a,m	Load Double (Indirect)	(Y*,Y*+1) → R ₀ ,R ₀ +1	0	0	X
02	3	a	m	0B	a	m	LD a,y,m	Load Double (Index)	(Y,Y+1) → R ₀ ,R ₀ +1	0	0	X
03	0	a	00	0C	a	0	ER a	Executive Return (Register)	If Class II interrupts enabled, (P)+1→R ₀	0	0	X
03	0	a	01	0C	a	1	SSOR a	Store Status Register 1 (Register)	(SR1)→R ₀	0	0	X
03	0	a	02	0C	a	2	SSTR a	Store Status Register 2 (Register)	(SR2)→R ₀	0	0	X
03	0	a	03	0C	a	3	SCR a	Store Real Time Clock Lower (Register)	(RTC) ₁₅₋₀ →R ₀	0	0	X
03	0	a	04	0C	a	4	LPR a	Load P Register	(R ₀)→P	-	-	-
03	0	a	05	0C	a	5	LSOR a	Load Status Register 1 (Register)	(R ₀)→SR1	-	-	-
03	0	a	06	0C	a	6	LSTR a	Load Status Register 2 (Register)	(R ₀)→SR2	-	-	-
03	0	a	07	0C	a	7	LCR a	Load Real Time Clock Lower (Register)	(R ₀)→RTC ₁₅₋₀	-	-	-
03	0	00	10	0C	0	8	ECR	Enable Real Time Clock Count and Interrupt	Enable RTC Count and Overflow Interrupt	-	-	-
03	0	00	11	0C	0	9	DCR	Disable Real Time Clock Count and Interrupt	Disable RTC Count and Overflow Interrupt	-	-	-
03	0	a	12	0C	a	A	LEM a	Load and Enable Monitor Clock and Interrupt	(R ₀) → MC Register; Enable Count and Interrupt	-	-	-
03	0	00	13	0C	0	B	DM	Disable Monitor Clock Count	Disable MC Count and Interrupt	-	-	-
03	0	a	14	0C	a	C	LCRD a	Load Real Time Clock Double and Enable Count (Register)	(R ₀ ,R ₀ +1) → RTC and Enable Count	-	-	-
03	0	a	15	0C	a	D	SCRD a	Store Real Time Clock Double (Register)	(RTC) → R ₀ ,R ₀ +1	0	0	X
03	0	00	16	0C	0	E	ECIR	Enable Real Time Clock Overflow Interrupt	Enable RTC Overflow Interrupt	-	-	-
03	0	00	17	0C	0	F	DCIR	Disable Real Time Clock Overflow Interrupt	Disable RTC Overflow Interrupt	-	-	-
03	3	a	m	0F	a	m	LM a,y,m	Load Multiple	If m ≥ a; (Y...Y+m-a) →R ₀ ...R _m If m < a; (Y...Y+m-a+16) →R ₀ ...R _m	-	-	-
04	0	a	00	10	a	0	SQR a	√ Square Root	√(R ₀ ,R ₀ +1)→R ₀ +1; Res.→R ₀	0	X	X
04	0	a	01	10	a	1	RVR a	Reverse Register (Register)	Reverse order of bits in R ₀	0	0	X
04	0	a	02	10	a	2	CNT a	Count Ones (Register)	Number of binary ones in R ₀ →R ₀ +1	-	-	-
04	0	a	03	10	a	3	SFR a	Scale Factor (Register)	Shift (R ₀ ,R ₀ +1) left until (R ₀) ₁₅ ≠ (R ₀) ₁₄ , zero fill; shift count → R ₀ +1+1 ¹	-	-	-
04	0	a	04	10	a	4	SMC a	Store Monitor Clock	Monitor Clock → R ₀	-	-	-
04	0	a	05	10	a	5	SQRT a	√ Floating Point Square Root	√(R ₀ ,R ₀ +1) → R ₀ ,R ₀ +1	0	X	X
04	0	a	06	10	a	6	LCEP a	Load Clock Enable Periodic	(R ₀) → RTC ₁₅₋₀ and enable interrupt; upon interrupt, (R ₀ +1) → RTC ₁₅₋₀	-	-	-
04	0	a	10	10	a	8	IS	Initialize System		0	0	0
04	0	a	11	10	a	9	IB	Initialize Bus		-	-	-
04	2	a	m	12	a	m	QPT a,y,m	Queue Put Top	(Y)-(R ₀)(R ₀)→Y,if (Y)=0 then (R ₀)→Y+1	-	-	-
04	3	a	m	13	a	m	BLX a,y,m	Byte Load and Index by 1	(Y) _{byte} →R ₀ 7-0, 0→R ₀ 15-8 (R _m)+1→R _m	0	0	X
05	0	a	m	14	a	m	SBR a,m	Set Bit (Register)	1→(R ₀) _m	0	0	X
05	1	a	m	15	a	m	LXI a,m	Load and Index by 1 (Indirect)	(Y*)→R ₀ ;(R _m)+1→R _m if a ≠ m	0	0	X
05	2	a	m	16	a	m	QPB a,y,m	Queue Put Bottom	(R ₀)→(Y+1),(R ₀)→Y+1, 0→(R ₀)	-	-	-
05	3	a	m	17	a	m	LX a,y,m	Load and Index by 1 (Index)	(Y)→R ₀ ;(R _m)+1→R _m	0	0	X

(1) Count=32 for all zeros; 31 for all ones

INPUT/OUTPUT INSTRUCTIONS

OCTAL FORMAT				HEXADECIIMAL FORMAT				CODING FORMAT				SR1 BITS			
o f a m				OP a m				INSTRUCTION				OPERATION			
E0 0 0				E0 0 4				AGR 0				Channel Control			
E0 0 0 04				E0 0 4				ACR 0				Channel Control			
E0 0 0 05				E0 0 5				CCR 0,4				Channel Control			
E0 0 0 05				E0 0 5				CCR 0,5				Channel Control			
E0 a 0 6				E0 a 6				CCR a,6				Enable Selected Interrupts			
E0 a 0 7				E0 a 7				CCR a,7				Disable Selected Interrupts			
E0 a 0 10				E0 a 8				CCR a,8				Channel Control			
E0 a 0 11				E0 a 9				CCR a,9				Clear Input on Channel a			
E0 a 0 12				E0 a A				CCR a,A				Clear Output on Channel a			
E0 a 0 14				E0 a C				CCR a,C				Channel Control			
E0 a 0 15				E0 a D				CCR a,D				Channel Control			
E0 a 0 16				E0 a E				CCR a,E				Channel Control			
E0 a 0 17				E0 a F				CCR a,F				Channel Control			
INPUT/OUTPUT INSTRUCTIONS - COMMAND INSTRUCTIONS															
71	2	a	02	E6	a	2	ICK a,y	Initiate Input Chain	Y → IOCM ₂ , initiate input chain	-	-	-	-	-	-
71	2	a	06	E6	a	6	OCK a,y	Initiate Output Chain	Y → IOCM ₆ , initiate output chain	-	-	-	-	-	-
71	2	a	m	E6	a	m	WIMK a,y,m	Write Control Memory	Y → IOCM _m , channel a	-	-	-	-	-	-
71	2	a	m	E6	a	m	WCMK a,y,m	Write Control Memory	(Y) → IOCM _m , channel a	-	-	-	-	-	-
71	3	a	m	E7	a	m	WIM a,y,m	Write Control Memory	Channel a, (IOCM _m) → Y	-	-	-	-	-	-
72	3	a	m	EB	a	m	RIM a,y,m	Read Control Memory	Channel a, (IOCM _m) → Y	-	-	-	-	-	-
76	0	a	m	F8	a	m	SICR a,m	Serial Interface Control	Set or clear serial channel a discretes	-	-	-	-	-	-
76	3	a	m	FB	a	m	SST a,y,m	Store Serial Status	Channel a status bits per m → Y	-	-	-	-	-	-
INPUT/OUTPUT INSTRUCTIONS - CHAIN INSTRUCTIONS															
70	2	a	m	E2	a	m	LCMI a,y,m	Load Control Memory	(Y, Y+1) → BCW, BAP; initiate transfer	-	-	-	-	-	-
70	3	00	00	E3	0	0	IO 0,y	Input Data	(Y, Y+1) → BCW, BAP; initiate transfer	-	-	-	-	-	-
70	3	01	00	E3	1	0	IO 1,y	Output Data	(Y, Y+1) → BCW, BAP; initiate transfer	-	-	-	-	-	-
70	3	02	00	E3	2	0	IO 2,y	External Function	(Y, Y+1) → BCW, BAP; initiate transfer	-	-	-	-	-	-
70	3	03	00	E3	3	0	IO 3,y	Force External Function	(Y, Y+1) → BCW, BAP; initiate transfer	-	-	-	-	-	-
71	2	00	m	E6	0	m	LCMK m,y	Load Control Memory	Y → IOCM _m	-	-	-	-	-	-
71	3	00	m	E7	0	m	LCM m,y	Load Control Memory	(Y) → IOCM _m	-	-	-	-	-	-
72	3	00	m	EB	0	m	SCM m,y	Store Control Memory	(IOCM _m) → Y	-	-	-	-	-	-
73	0	00	00	EC	0	0	HCR	Halt Chain	Halt chaining (chaining)	-	-	-	-	-	-
73	0	01	00	EC	1	0	IPR	Interrupt Processor	Generate chain interrupt (chaining)	-	-	-	-	-	-
73	3	00	00	EF	0	0	ZF y	Zero Flag	0 → Y _{15,14}}	-	-	-	-	-	-
73	3	01	00	EF	1	0	SF y	Set Flag	1 → Y _{15,14}}	-	-	-	-	-	-
73	3	02	00	EF	2	0	TF y	Test and Set Y	0 → Y _{15,14} set condition	-	-	-	-	-	-
73	3	04	m	EF	4	m	ZB y,m	Clear Bit	0 → Y _m	-	-	-	-	-	-
73	3	05	m	EF	5	m	SB y,m	Set Bit	1 → Y _m	-	-	-	-	-	-
73	3	07	m	EF	7	m	CB y,m	Compare Bit to Zero	Y _{m,0} set condition	-	-	-	-	-	-
74	2	00	00	F2	0	0	SJC 0,y	Serial Jump (Unconditional)	Unconditional Y → CAP; clear flag	-	-	-	-	-	-
74	2	01	00	F2	1	0	SJC 1,y	Serial Jump (Conditional)	Serial Jump if suppress flag not set. No jump for MIL-STD-1397 or NAT-STD-4153. (1)	-	-	-	-	-	-
74	2	02	00	F2	2	0	SJC 2,y	Serial Jump (Conditional)	Serial Jump if monitor flag set. No jump for MIL-STD-1397 or NAT-STD-4153. (1)	-	-	-	-	-	-
74	2	04	00	F2	4	0	SJMC 4,y	Serial Jump (Conditional)	Jump if condition bit (bit 15) in I/O status word is set.	-	-	-	-	-	-
74	2	10	00	F2	8	0	SJMC 8,y	Serial Jump (Conditional)	Y → CAP if Input Buffer is active	-	-	-	-	-	-
74	2	11	00	F2	9	0	SJMC 9,y	Serial Jump (Conditional)	Y → CAP if Output Buffer is active	-	-	-	-	-	-
74	2	12	00	F2	A	0	SJMC A,y	Serial Jump (Conditional)	Y → CAP if External Function Buffer is active. No jump for MIL-STD-188C, RS-232-C, or VCALES	-	-	-	-	-	-
75	0	00	m	F4	0	m	SFSC m	Search for sync	Perform functions per m-designator	-	-	-	-	-	-
76	0	00	m	F8	0	m	CSIR m	Serial Interface Control	Set or clear serial channel discrete function	-	-	-	-	-	-
76	3	00	m	FB	0	m	CSST y,m	Store Serial Status	Serial status bit per m → Y	-	-	-	-	-	-
77	3	a	m	FF	a	m	IIC a,y,m	Built-in Test (BIT)	Execute the IOC BIT subtest specified by (Y)	-	-	-	-	-	-

ASSIGNED MEMORY ADDRESSES

ADDRESS	ASSIGNMENT
0-3F	NDRO MEMORY
CO-13F	
48-5F	INTERRUPT PROCESSING
60-61	COMMAND CELLS, IOC 0
78-7D	BIT SIGNATURE
7F	AUTO START ENTRANCE (NORMAL)
80-BF	EXTERNAL INTERRUPT WORD STORAGE (IOC)

INSTRUCTION FORMATS

INSTRUCTION TYPE

RL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP										a		m			

OP - 8-bit code specifying the operation; RL format only
a - General register designator
m - 4-bit literal constant

RR

RI, TYPE 2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP										a		m			

RI, TYPE 1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP										d					

RK, RX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP										a		m			
y															

OP CODE - Code specifying the operation
a - General register or subfunction designator
m - General register or subfunction designator
d - Displacement value (two's complement)
y - Address or arithmetic constant

INDIRECT WORD FORMAT

IW 1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
J										UNASSIGNED				X	

IW 2


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

J-VALUE	OPERAND ADDRESS
0	IW 2
1	IW 2 + (Rx)
2	IW 2 + (Rm)
3	IW 2 + (Rm + 1)
J-VALUE	OPERAND ADDRESS (CASCADED)
4	IW at IW 2
5	IW at IW 2 + (Rx)
6	IW at IW 2 + (Rm)
7	IW at IW 2 + (Rm + 1)
10-17	Unassigned

(1) For MIL-STD-188C and RS-232-C flag is cleared during next character time; for VCALES, flag is cleared when next character is transferred to memory.


OPERAND FORMATS

Literal Format – 4-bit unsigned integer




4-bit m-field of the RL format instructions


Byte Format – 8-bit unsigned integer




Single-Length Format




Double-Length Format Ra,Ra+1; Rm,Rm+1; y, y+1



Floating-Point Format (Ra), (Ra+1); (Rm), (Rm+1); (y), (y+1)



STATUS REGISTER 1 FORMAT




* MATHPAC option only

Bits 11 and 10 together form the floating point underflow or overflow designator, as follows:

01 = Overflow
11 = Underflow

STATUS REGISTER 2 FORMAT



* Bits 7-0 are interpreted as follows:

7 6 5 4 3 2 1 0

I I C C C C X X

IOC memory resume error, parity error, instruction fault, or protection fault

0 0 0 0 0 0 1 0

CPU memory resume error, parity error, instruction fault or protection fault

Instruction Register bits 11 - 4

Floating point underflow or overflow interrupt

where: II - The IOC number

CCCC - The channel number, where appropriate; otherwise the a-field of the command

XX - The IOC instruction type, as follows:

00 - Input chain
01 - Output chain
11 - I/O command

OR

√0 1
0 0 1
1 1 1

XOR

√0 1
0 0 1
1 1 0

AND

√0 1
0 0 0
1 0 1

OPERAND FORMATION

FORMAT	DESCRIPTION
RR	Operand=(Rm)
R1, TYPE 1	Local Jump Address Y=(P)+d
R1, TYPE 2	Operand at Y*=(Rm)
RK	Operand Y=y+(Rm) if m≠0 Operand Y=y if m=0
RX Word	Operand at Y=y if m=0 Operand at Y=y+(Rm) if m≠0
RX Byte	Operand at Y upper if m=0 Operand at Y=(Rm)/2+y if m≠0 B=(Rm) _b
RL	Operand=m (an absolute literal)

MAIN MEMORY ASSIGNMENTS FOR INTERRUPT HANDLING


FUNCTION	ADDRESS ASSIGNMENT TO CLASS		
	I	II	III
Store the contents of P at address	58	50	48
Store the contents of SR1 at address	59	51	49
Store the contents of SR2 at address	5A	52	4A
Store the contents of RTC lower at address	5B	53	4B
Store the contents of RTC upper at address	5F	57	4F
Reload P with index plus the contents of address	5C	54	4C
Reload SR1 from address	5D	55	4D
Reload SR2 from address	5E	56	4E

CORDIC FUNCTIONS (OPTIONAL MATHPAC INSTRUCTIONS)

HEXADECIMAL FORMAT		OCTAL FORMAT	CODING FORMAT	FUNCTION	INPUT PARAMETERS			OUTPUT PARAMETERS		
OP	a m	o f a m			R _a	R _{a+1}	R _{a+2}	Y → R _a	X → R _{a+1}	W → R _{a+2}
7C	a 0	37 0 a 00	VF a	Trigonometric vector without correction	y	x	0	0	$X = \frac{R}{R} = \frac{\sqrt{x^2 + y^2}}{K}$	$W = \theta = \tan^{-1} \frac{y}{x}$
7C	a 1	37 0 a 01	RF a	Trigonometric rotate without correction	y	x	θ	$Y = \frac{y \cos \theta + x \sin \theta}{K}$	$X = \frac{x \cos \theta - y \sin \theta}{K}$	0
7C	a 2	37 0 a 02	VFP a	Trigonometric vector	y	x	0	0	$X^3 R = \sqrt{x^2 + y^2}$	$W = \theta = \tan^{-1} \frac{y}{x}$
7C	a 3	37 0 a 03	RFP a	Trigonometric rotate	y	x	θ	$Y = y \cos \theta + x \sin \theta$	$X = x \cos \theta - y \sin \theta$	0
7C	a 4	37 0 a 04	VH a	Hyperbolic vector without correction	y	x	0	0	$X = \frac{\sqrt{x^2 - y^2}}{K_1}$	$W = v = \tanh^{-1} \frac{y}{x}$
7C	a 5	37 0 a 05	RH a	Hyperbolic rotate without correction	y	x	v	$Y = \frac{y \cosh v + x \sinh v}{K_1}$	$X = \frac{x \cosh v + y \sinh v}{K_1}$	0
7C	a 6	37 0 a 06	VHP a	Hyperbolic vector	y	x	0	0	$X = \sqrt{x^2 - y^2}$	$W = v = \tanh^{-1} \frac{y}{x}$
7C	a 7	37 0 a 07	RHP a	Hyperbolic rotate	y	x	v	$Y = y \cosh v + x \sinh v$	$X = x \cosh v + y \sinh v$	0
7C	a 1	37 0 a 01	RF a	Sin θ, COS θ	0	0.4DBA	θ	$Y = \sin \theta$	$X = \cos \theta$	0
7C	a 6	37 0 a 06	VHP a	Log _e x	x-1	x+1	0	0	$2\sqrt{x}$	$W = 1/2 \log_e x$ $= \tanh^{-1} \frac{x-1}{x+1}$
7C	a 7	37 0 a 07	RHP a	Exponential	1	1	v positive	$Y = e^v = \sinh v + \cosh v$	$X = e^v = \sinh v + \cosh v$	0
7C	a 1	37 0 a 01	RF a	Polar to Cartesian without correction	0	R	θ	$Y = \frac{R \sin \theta}{K}$	$X = \frac{R \cos \theta}{K}$	0
7C	a 3	37 0 a 03	RFP a	Polar to Cartesian	0	R	θ	$Y = R \sin \theta$	$X = R \cos \theta$	0
7C	a 1	37 0 a 01	RF a	Sin θ; cos θ	0	1	θ	$Y = \frac{\sin \theta}{K}$	$X = \frac{\cos \theta}{K}$	0
x,y	Cartesian Coordinates			Bit 15 of all input parameters indicates sign 0 = positive, 1 = negative			The maximum value for positive trigonometric coordinates x and y is 36F6 for m = 0,1 and 5A82 for m = 2,3			
θ	Angle of Rotation Trigonometric Mode			Two's complement notation is used for negative values			The maximum value for positive hyperbolic coordinates x and y is 35CD for m = 5 and 2D7C for m = 7			
w	Angle of Rotation Hyperbolic Mode			The radix point for Registers R _a and R _{a+1} must be the same						
k	0.4DBA			The radix point for W = Constant in hyperbolic mode is between bit 2 ¹⁵ and 2 ¹⁴						
l	1.1A8F									

Angle θ is represented in Binary Angular Measurement (BAMS), Bit 2¹⁵ represents 180°. Each successive bit equal to one represents an angle one-half as large as its adjoining higher order bit. Least significant bit = .0054931° = 19.7" y/x ≤ .75 for m = 4, 6 and x ≤ 76A6 for m = 6.

MEMORY ADDRESS GENERATION




INTERRUPT PRIORITY

CLASS	PRIORITY	INTERRUPT	BINARY INTERRUPT CODE	NOTES
I HARDWARE	1	Power Fault	0000	1
	2	IOC Memory Resume	0010	2
	3	IOC Memory Parity	0100	2
	4	CP Memory Resume	0010	2
	5	CP Memory Parity	0100	2
II SOFTWARE	1	CP Instruction Fault	00000	1
	2	IOC Instruction Fault (35 RR)	00010	3
	3	IOC Instruction Fault	00010	3
	4	IOC Protect Fault	11000	2
	5	Floating Point	00100	4
	6	Executive Return	00110	4
	7	Executive Mode Fault	10000	1
	8	CP Protect Fault	11000	2
	9	RTC Overflow	01000	5
	10	Monitor Clock	01010	5
III IOC AND MMIO	1	IOC Intercomputer Timeout	II CCCC 110	6
	2	IOC External Interrupt/Discrete	II CCCC 000	6,7
	3	IOC Output Chain Interrupt	II CCCC 100	6
	4	IOC Input Chain Interrupt	II CCCC 010	6
	5	MMIO Discrete Interrupt	CC CCCC 110	8
	6	MMIO External Interrupt	CC CCCC 000	8
	7	MMIO Output Data Ready	CC CCCC 100	8
	8	MMIO Input Data Ready	CC CCCC 010	8


NOTES:

- Cannot be locked out
 - Interrupt is lost if locked out
 - Interrupt action is not locked out within the IOC, but the interrupt is lost if locked out by the CP
 - No operation if locked out
 - One level of queuing
 - One level of queuing per channel
 - Discrete interrupt for MIL-STD-188C, VACALES, or RS-232-C Serial channels
 - Bits 3 through 8 define the MMIO channel number
- II-IOC Number
C-Channel Number


INTERRUPT ENTRANCE ADDRESS INDEX



Class I Interrupt Address Index



Class II Interrupt Address Index



Class III Interrupt Address Index

I/O CONTROL MEMORY ADDRESS SELECTION

a-VALUE	WORD	m-VALUE	MIL-STD-1397 A, B, C	MIL-STD-1397 TYPE D SERIAL NAT-STD-4153	RS-232-C MIL-STD-188C, VACALES	NAT-STD-4156
Channel designator	0	0	Input BWC	Input BWC	Input BWC	Input BWC
for command	1	1	Input BAP	Input BAP	Input BAP	Input BAP
instructions, not used for chaining instructions	2	2	Input CAP	Input CAP	Input CAP	Input CAP
	3	3	Reserved*	Reserved*	Reserved*	Reserved*
	4	4	Output BWC	Output BWC	Output BWC	Output BWC
	5	5	Output BAP	Output BAP	Output BAP	Output BAP
	6	6	Output CAP	Output CAP	Output CAP	Output CAP
	7	7	Reserved*	Reserved*	Reserved*	Reserved*
	8	8	Reserved*	Reserved*	Monitor Word	Reserved*
	9	9	Reserved*	Reserved*	Suppress Word	---
	A	A	Operating Mode	Operating Mode	Serial Mode	Reserved*
	B	B	---	---	---	Reserved*
	C-F	C-F	Not Used	---	---	Reserved*

*Reserved addresses may be used for future enhancements.

I/O STATUS WORD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CHANNEL NUMBER															
CHANNEL TYPE:															
0000 ₂ = VACALES SERIAL															
0001 ₂ = RESERVED															
0011 ₂ = RESERVED															
0100 ₂ = MIL-STD-1397 TYPE A, B, C															
0101 ₂ = MIL-STD-1397 TYPE D															
0110 ₂ = RS-232-C															
0111 ₂ = MIL-STD-188C															
1000 ₂ = NAT-STD-4153 (MIL-STD-1397 TYPE E)															
1001 ₂ = NAT-STD-4156															
1111 ₂ = RESERVED															
INPUT CHAIN INTERRUPT PENDING															
OUTPUT CHAIN INTERRUPT PENDING															
EXTERNAL INTERRUPT PENDING															
ERROR/TIMEOUT INTERRUPT PENDING															
CHANNEL INPUT ACTIVE															
CHANNEL OUTPUT ACTIVE															
EXTERNAL INTERRUPT ENABLED															
TEST CONDITION FOR CONDITIONAL JUMPS															

I/O CONTROL MEMORY

Word	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Word 0	TM	PS	B	Buffer Transfer Count (BTC)													} Input
Word 1	Buffer Address Pointer (BAP)																
Word 2	Chain Address Pointer (CAP)																
Word 3	Reserved															} Output	
Word 4	TM	PS	B	Buffer Transfer Count (BTC)													
Word 5	Buffer Address Pointer (BAP)																
Word 6	Chain Address Pointer (CAP)																
Word 7	Reserved																
Word 8	Monitor Register (1)																
Word 9	Suppress Register (1)																
Word A	Operating Mode Information																
Word B-E	Reserved																

TM = 00 - Abort the transfer. For input, continue accepting the input data, but do not write it into memory.

TM = 01 - Transfer 8-bit bytes.

TM = 10 - Transfer 16-bit words.

TM = 11 - Transfer 32-bit double words.

PS = 0 - Use page register set 0.

PS = 1 - Use page register set 2 if the channel number of the group is less than 8; otherwise use page register set 3.

B = 0 - Most significant byte will be used when performing 8-bit transfers.

B = 1 - Least significant byte will be used when performing 8-bit transfers. The B-bit changes state as each byte transfers.

(1) RS-232-C/MIL-STD-188C only

STATUS WORD INTERPRETATION

WORD BIT	MIL-STD-188C FUNCTION	RS-232-C FUNCTION	MIL-STD-188C AND RS-232-C DESCRIPTION
2 ⁰	PARITY ERROR	PARITY ERROR SERIAL CHANNEL DETECTS A PARITY ERROR ON AN INPUT WORD.	
2 ¹	OVERRUN	OVERRUN	SERIAL CHANNEL DOES NOT STORE AN INPUT WORD BEFORE ANOTHER IS TRANSMITTED.
2 ²	BREAK	BREAK	SERIAL CHANNEL DOES NOT DETECT A STOP-BIT. (USED IN ASYNCHRONOUS MODE ONLY)
2 ³	E ACTIVE	CLEAR TO SEND	LINE IS SET "ACTIVE" BY AN EXTERNAL EQUIPMENT.

VACALES OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NOT USED															
0 ⇒ SELECT ODD PARITY															
1 ⇒ SELECT EVEN PARITY															
0 ⇒ DISABLE PARITY CHECKING															
1 ⇒ ENABLE PARITY CHECKING															
RESERVED															
1 ⇒ VACALES 0 ⇒ NOT VACALES															
0000 ⇒ 1-BIT CHARACTER															
1111 ⇒ 16-BIT CHARACTER															

MIL-STD-1397 PARALLEL OPERATING MODES

MODE REGISTER					MODE OF OPERATION		
15 - 5	4	3	2	1	0	COMPUTER TO PERIPHERAL 16-BIT	
	0	0	0	0	0		
	0	0	0	0	1		
	0	0	0	1	0		
	0	0	0	1	1		
	0	0	1	0	0		
	0	0	1	0	1		
	0	0	1	1	0		
	0	0	1	1	1		
	0	1	0	0	0		COMPUTER TO PERIPHERAL - 16-BIT
	0	1	0	0	1		COMPUTER TO COMPUTER - 16-BIT
	0	1	0	1	0		UNDEFINED
	0	1	0	1	1		TEST MODE - 16-BIT
	0	1	1	0	0		COMPUTER TO PERIPHERAL - 32-BIT
	0	1	1	0	1	COMPUTER TO COMPUTER - 32-BIT	
	0	1	1	1	0	EXTERNALLY SPECIFIED ADDRESSING	
	0	1	1	1	1	UNDEFINED TEST MODE - 32-BIT	
	1	0	X	X	X	PERIPHERAL INPUT CHANNEL (PIC)	
	1	1	X	X	X	PERIPHERAL INPUT CHANNEL (PIC)	
RESERVED							

MIL-STD-1397 TYPE D AND NAT-STD-4153
(MIL-STD-1397 TYPE E) OPERATING MODES

MODE REGISTER					MODE OF OPERATION	
15-4	3	2	1	0	OFF	
	0	0	0	0		
	0	0	0	1		
	0	0	1	0		
	0	0	1	1		
	0	1	0	0		
	0	1	0	1		
	0	1	1	0		
	0	1	1	1		
	1	0	0	0		OFF
	1	0	0	1		COMPUTER TO COMPUTER, LOOP TEST, 16-BIT
	1	0	1	0		COMPUTER TO PERIPHERAL, 16-BIT
	1	0	1	1		COMPUTER TO COMPUTER, 16-BIT
	1	1	0	0		COMPUTER TO PERIPHERAL, 32-BIT
	1	1	0	1	COMPUTER TO COMPUTER, 32-BIT	
	1	1	1	0	COMPUTER TO PERIPHERAL, DUAL CHANNEL, 32-BIT	
	1	1	1	1	COMPUTER TO COMPUTER, DUAL CHANNEL, 32-BIT	
RESERVED						

MIL-STD-188C AND RS-232-C OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	REGISTER BITS INTERPRETED
																IF BIT 3 = 0 (NO PARITY) 00 → 5-BIT CHARACTER 01 → 6-BIT CHARACTER 10 → 7-BIT CHARACTER 11 → 8-BIT CHARACTER
																IF BIT 3 = 1 (INCLUDES PARITY) 00 → 6-BIT CHARACTER 01 → 7-BIT CHARACTER 10 → 8-BIT CHARACTER 11 → 9-BIT CHARACTER
																0 → SELECT ODD PARITY 1 → SELECT EVEN PARITY
																0 → DISABLE PARITY CHECKING 1 → ENABLE PARITY CHECKING
																0 → ONE STOP-BIT ASYNCHRONOUS 1 → TWO STOP-BITS OUTPUT
																0 → SYNCHRONOUS CHANNEL OPERATION ⁽¹⁾ 1 → ASYNCHRONOUS CHANNEL OPERATION ⁽¹⁾
																0 → RS-232-C OPERATION ⁽¹⁾ 1 → MIL-STD-188C OPERATION ⁽¹⁾
																ASYNCHRONOUS CLOCK SPEED SELECTION
																00 RESERVED 10 _h 9600 BAUD
																01 RESERVED 11 _h 4800 BAUD
																02 50 BAUD 12 _h 1800 BAUD
																03 75 BAUD 13 _h 1200 BAUD
																04 134.5 BAUD 14 _h 2400 BAUD
																05 200 BAUD 15 _h 300 BAUD
																06 600 BAUD 16 _h 150 BAUD
																07 2400 BAUD 17 _h 110 BAUD
																MUST BE ZERO
																RESERVED

(1) Set by hardware

MEMORY MAPPED INPUT/OUTPUT CONTROL AND STATUS REGISTER

SET BY CP/IOC, CLEARED BY MMIO WHEN BUS INITIALIZATION SIGNAL OCCURS

SET AND CLEARED BY MMIO WHEN CONDITION OCCURS; CLEARED BY MMIO WHEN BUS INITIALIZATION SIGNAL OCCURS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																(2) UNDEFINED
																(1) DISCRETE INTERRUPT INDICATOR: 1 = EXTERNAL EQUIPMENT DISCRETE INTERRUPT CONDITION 0 = NO EXTERNAL EQUIPMENT DISCRETE INTERRUPT CONDITION
																(1)(2) OUTPUT DATA READY: 0 = DATA TRANSFERRED TO EXTERNAL EQUIPMENT 1 = DATA WRITTEN IN OUTPUT DATA REGISTER BY CP/IOC
																(1)(2) INPUT DATA READY: 1 = DATA TRANSFERRED FROM EXTERNAL EQUIPMENT TO INPUT DATA REGISTER 0 = DATA TRANSFERRED FROM INPUT DATA REGISTER TO CP/IOC
																(1)(2) EXTERNAL INTERRUPT DATA READY 1 = DATA TRANSFERRED FROM EXTERNAL EQUIPMENT TO EXTERNAL INTERRUPT DATA REGISTER 0 = DATA TRANSFERRED FROM EXTERNAL INTERRUPT DATA REGISTER TO CP/IOC
																(1) RESERVED
																(1) DISCRETE INTERRUPT ENABLE: 1=ENABLED 0=DISABLED
																(1) OUTPUT DATA READY INTERRUPT ENABLE: 1=ENABLED 0=DISABLED
																(1) INPUT DATA READY INTERRUPT ENABLE: 1=ENABLED 0=DISABLED
																(1) EXTERNAL INTERRUPT ENABLE: 1=ENABLED 0=DISABLED

NOTES: (1) NOT MODIFIABLE BY EXTERNAL EQUIPMENT
(2) NOT MODIFIABLE BY CP OR IOC

MMIO MAIN MEMORY ADDRESS ASSIGNMENTS ARE LIMITED TO 0-8K. EACH MMIO CHANNEL REQUIRES FOUR CONSECUTIVE LOCATIONS. MEMORY ADDRESS ASSIGNMENTS ARE HARDWIRED PER USER DEFINITIONS. MMIO EXTERNAL INTERRUPTS USE THE CLASS III INTERRUPT ENTRANCE ADDRESS.

MEMORY MAPPED INPUT/OUTPUT ASSIGNED ADDRESSES

ADDRESS X - EXTERNAL INTERRUPT WORD
x+1 - INPUT DATA WORD
x+2 - OUTPUT DATA WORD
x+3 - MMIO CONTROL/STATUS WORD