

OCTAL FORMAT			HEXADECEMAL FORMAT			CODING FORMAT			INSTRUCTION	OPERATION	SR1 BITS			
o	f	a	m	OP	a	m	ICP	a			11	10	9-8	
												C	OV	CC
00	0	01	00	1	ICP	a	†	Initiate CP Bit	Execute the CP Bit Subtest specified by (R ₆)7-0	-	-	-		
00	0	02	00	2	SRM	†	RAM BIT Sig to 78-7D	BIT Signature to CP Control Memory 78 thru 7D	-	-	-			
00	0	03	00	3	LRM	†	78-7D to RAM BIT Sig	CP Control Memory 78 thru 7D to BIT Signature	-	-	-			
00	0	04	00	4	IMP	†	Initiate MP BIT	Execute maintenance panel subtest	-	-	-			
00	0	05	00	5	IDS	†	Initiate/Update Deadstick	Activate/reset the deadstick timer	-	-	-			
00	0	06	00	a	RSCS	a	†	Read Semi Conductor Memory Status Register	SCM SR → R ₆	-	-	-		
00	0	07	00	7	EEC	†	Enable Error Correct Logic	1 → SCM SR bit 2 ⁴	-	-	-			
00	0	10	00	8	DEC	†	Disable Error Correct Logic	0 → SCM SR bit 2 ⁴	-	-	-			
00	0	11	00	9	SEL	a	†	Search Error Log	-	-	-			
00	0	0	m	a	m	-	-	With m=0 A-F illegal	Causes CP Instruction Fault Interrupt when executed	-	-	-		
00	2	a	m	02	a	m		SPT a,y,m	Stack Put Top (Y)→(R ₆); (R ₆)→Y	-	-	-		
00	3	a	m	03	a	m		BL a,y,m	Byte Load (Y) _{byte} →R ₆	0	0	X		
01	0	a	m	04	a	m		LR a,m	Load (Register) (R _m)→R ₆	0	0	X		
01	1	a	m	05	a	m		LI a,m	Load (Indirect) (Y*)→R ₆	0	0	X		
01	2	a	m	06	a	m		LK a,y,m	Load (Constant) Y→R ₆	0	0	X		
01	3	a	m	07	a	m		L a,y,m	Load (Y)→R ₆	0	0	X		
02	0	a	00	08	a	0		PR a	Make Positive (Register) If (R ₆)<0.0-(R ₆)→R ₆ If (R ₆)≥0.0,(R ₆) unchanged	X	X	X		
02	0	a	01	08	a	1		NR a	Make Negative (Register) If (R ₆)≥0.0-(R ₆)→R ₆ If (R ₆)<0.0,(R ₆) unchanged	X	0	X		
02	0	a	02	08	a	2		RR a	Round (Register) (R ₆)+(R ₆ +1)5→R ₆	X	X	X		
02	0	a	04	08	a	4		TCR a	Two's Complement 0 - (R ₆)→R ₆	X	X	X		
02	0	a	05	08	a	5		TCDR a	Two's Complement Double (Register) 0 - (R ₆ , R ₆ +1) → R ₆ ,R ₆ +1	X	X	X		
02	0	a	06	08	a	6		OCR a	One's Complement FFFF+(R ₆)→R ₆	0	0	X		
02	0	a	10	08	a	8		IROR a	Increase by 1 (Register) (R ₆)+1→R ₆	X	X	X		
02	0	a	11	08	a	9		DROR a	Decrease by 1 (Register) (R ₆)-1→R ₆	X	X	X		
02	0	a	12	08	a	A		IRTR a	Increase by 2 (Register) (R ₆)+2→R ₆	X	X	X		
02	0	a	13	08	a	B		DRTR a	Decrease by 2 (Register) (R ₆)-2→R ₆	X	X	X		
02	1	a	m	09	a	m		LDI a,m	Load Double (Indirect) (Y*,Y*+1) → R ₆ ,R ₆ +1	0	0	X		
02	3	a	m	0B	a	m		LD a,y,m	Load Double (Index) (Y,Y+1) → R ₆ ,R ₆ +1	0	0	X		
03	0	a	00	0C	a	0		ER a	Executive Return (Register) If Class II interrupts enabled, (P)+1→R ₆	0	0	X		
03	0	a	01	0C	a	1		SSOR a	Store Status Register 1 (Register) (SR1)→R ₆	0	0	X		
03	0	a	02	0C	a	2		SSTR a	Store Status Register 2 (Register) (SR2)→R ₆	0	0	X		
03	0	a	03	0C	a	3		SCR a §	Store Real Time Clock Lower (Register) (RTC)15-0→R ₆	0	0	X		
03	0	a	04	0C	a	4		LPR a	Load P Register (R ₆)→P	-	-	-		
03	0	a	05	0C	a	5		LSOR a	† Load Status Register 1 (Register) (R ₆)→SR1	-	-	-		
03	0	a	06	0C	a	6		LSTR a	† Load Status Register 2 (Register) (R ₆)→SR2	-	-	-		
03	0	a	07	0C	a	7		LCR a	§ Load Real Time Clock Lower (Register) (R ₆)→RTC15-0	-	-	-		
03	0	00	10	0C	0	8		ECR	§ Enable Real Time Clock Count and Interrupt	Enable RTC Count and Overflow Interrupt	-	-	-	
03	0	00	11	0C	0	9		DCR	§ Disable Real Time Clock Count and Interrupt	Disable RTC Count and Overflow Interrupt	-	-	-	
03	0	a	12	0C	a	A		LEM a	§ Load and Enable Monitor Clock and Interrupt (R ₆) → MC Register; Enable Count and Interrupt	-	-	-		
03	0	00	13	0C	0	B		DM §	† Disable Monitor Clock Count	Disable MC Count and Interrupt	-	-	-	
03	0	a	14	0C	a	C		LCRD a	§ Load Real Time Clock Double and Enable Count (Register) (R ₆ ,R ₆ +1) → RTC and Enable Count	-	-	-		
03	0	a	15	0C	a	D		SCRD a	§ Store Real Time Clock Double (Register) (RTC) → R ₆ ,R ₆ +1	0	0	X		
03	0	00	16	0C	0	E		ECIR	§ Enable Real Time Clock Overflow Interrupt	Enable RTC Overflow Interrupt	-	-	-	
03	0	00	17	0C	0	F		DCIR	§ Disable Real Time Clock Overflow Interrupt	Disable RTC Overflow Interrupt	-	-	-	
03	3	a	m	0F	a	m		LM a,y,m	Load Multiple If m ≥ a; (Y...Y+m-a) → R ₆ ...R _m If m < a; (Y...Y+m-a+16) → R ₆ ...R _m	-	-	-		
04	0	a	00	10	a	0		SQR a	§ Square Root $\sqrt{(R_6, R_6+1)} \rightarrow R_6+1; Res. \rightarrow R_6$	0	X	X		
04	0	a	01	10	a	1		RVR a	Reverse Register (Register) Reverse order of bits in R ₆	0	0	X		
04	0	a	02	10	a	2		CNT a	Count Ones (Register) Number of binary ones in R ₆ →R ₆ +1	-	-	-		
04	0	a	03	10	a	3		SFR a	Scale Factor (Register) Shift (R ₆ ,R ₆ +1) left until (R ₆)15 ≠ (R ₆)14, zero fill; shift count → R ₆ +1+(Y)	-	-	-		
04	0	a	04	10	a	4		SMC a	§ Store Monitor Clock Monitor Clock → R ₆	-	-	-		
04	0	a	05	10	a	5		SQRT a	§ Floating Point Square Root $\sqrt{(R_6, R_6+1)} \rightarrow R_6, R_6+1$	0	X	X		
04	0	a	06	10	a	6		LCEP a	§ Load Clock Enable Periodic interrupt; upon interrupt, (R ₆ +1) → RTC15-0	-	-	-		
04	0	a	10	10	a	8		IS	† Initialize System	0	0	0		
04	0	a	11	10	a	9		IB	† Initialize Bus	-	-	-		
04	2	a	m	12	a	m		QPT a,y,m	Queue Put Top (Y)-(R ₆),(R ₆)→Y,if (Y)=0 then (R ₆)→Y+1	-	-	-		
04	3	a	m	13	a	m		BLX a,y,m	Byte Load and index by 1 (Y) _{byte} →R ₆ 7-0, 0→R ₆ 15-8 (R _m)+1→R _m	0	0	X		
05	0	a	m	14	a	m		SBR a,m	Set Bit (Register) 1→(R ₆) _m	0	0	X		
05	1	a	m	15	a	m		LXI a,m	Load and index by 1 (Indirect) (Y*)→R ₆ :(R _m)+1→R _m if a ≠ m	0	0	X		
05	2	a	m	16	a	m		QPB a,y,m	Queue Put Bottom (R ₆)→(Y+1),(R ₆)→Y+1, 0→(R ₆)	0	0	X		
05	3	a	m	17	a	m		LX a,y,m	Load and index by 1 (Index) (Y)→R ₆ :(R _m)+1→R _m	0	0	X		

(1) Count=31 for all zeros or all ones
 † Privileged Instructions
 # Math Pac Instructions
 § RTC or External clock required

CPU REPERTOIRE (CONT.)

OCTAL FORMAT				HEXADECIMAL FORMAT				CODING FORMAT				SR1 BITS												
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	
f	a	m	o	p	a	m	o	p	a	m	o	C	O	V	CC	C	O	V	CC	C	O	V	CC	
37	1	a	05	7d	a	5		ATAN a	# Floating Point Arctangent	ATAN(R _a , R _{a+1}) → R _a , R _{a+1}	0	X	X											
37	1	a	06	7d	a	6		EXP a	# Floating Point Exponential	EXP(R _a , R _{a+1}) → R _a , R _{a+1}	0	X	X											
37	1	a	07	7d	a	7		ALOG a	# Floating Point Natural Log	ALOG(R _a , R _{a+1}) → R _a , R _{a+1}	0	X	X											
40	0	00	8	0	0	0		JER m	Jump Equal	If (CC) indicates = or 0, (R _m) → P	-	-	-											
40	0	01	8	0	0	1		JNER m	Jump Not Equal	If (CC) indicates ≠ or not 0, (R _m) → P	-	-	-											
40	0	02	8	0	0	2		JGER m	Jump Greater or Equal	If (CC) indicates ≥ or +, (R _m) → P	-	-	-											
40	0	03	8	0	0	3		JLSR m	Jump Less	If (CC) indicates < or -, (R _m) → P	-	-	-											
40	0	04	8	0	0	4		JOR m	Jump Overflow	If overflow set, (R _m) → P	-	-	-											
40	0	05	8	0	0	5		JCR m	Jump Carry	If carry set, (R _m) → P	-	-	-											
40	0	06	8	0	0	6		JPTR m	Jump Power Out of Tolerance	If power out of tolerance, (R _m) → P	-	-	-											
40	0	07	8	0	0	7		JBR m	Jump Bootstrap 2 Selected	If bootstrap 2 selected, (R _m) → P	-	-	-											
40	0	10	8	0	0	0		JIR m	Jump	(R _m) → P	-	-	-											
40	0	11	8	0	0	1		JSR m	↑ Jump After Stop	Stop; upon restart, (R _m) → P	-	-	-											
40	0	12	8	0	0	2		JKSR 1,y,m	↑ Jump After Stop Key 1 Set	If key 1 set, stop; (Y) → P	-	-	-											
40	0	13	8	0	0	3		JKSR 2,y,m	↑ Jump After Stop Key 2 Set	If key 2 set, stop; (R _m) → P	-	-	-											
40	1	1	0	1	1	0		LJ d	Local Jump	(P) → P	-	-	-											
40	1	1	1	0	1	0		NOP	No Operation (Software)	(P) → P	-	-	-											
2(40)	1	0	→	1	2(81)	0	→	1	1	NOPD	No Operation Double (Software)	(P) → P	-	-	-									
40	2	00	8	0	2	0		JE y,m	Jump Equal	If (CC) indicates = or 0, Y → P	-	-	-											
40	2	01	8	0	2	1		JNE y,m	Jump Not Equal	If (CC) indicates ≠ or not 0, Y → P	-	-	-											
40	2	02	8	0	2	2		JGE y,m	Jump Greater or Equal	If (CC) indicates ≥ or +, Y → P	-	-	-											
40	2	03	8	0	2	3		JLS y,m	Jump Less	If (CC) indicates < or -, Y → P	-	-	-											
40	2	04	8	0	2	4		JOR y,m	Jump Overflow	If overflow set, Y → P	-	-	-											
40	2	05	8	0	2	5		JCR y,m	Jump Carry	If carry set, Y → P	-	-	-											
40	2	06	8	0	2	6		JPT y,m	Jump Power Out of Tolerance	If power out of tolerance, Y → P	-	-	-											
40	2	07	8	0	2	7		JBY y,m	Jump Bootstrap 2 Selected	If bootstrap 2 selected, Y → P	-	-	-											
40	2	10	8	0	2	0		J y,m	Jump	Y → P	-	-	-											
40	2	11	8	0	2	1		JS y,m	↑ Jump After Stop	Stop; upon restart Y → P	-	-	-											
40	2	12	8	0	2	2		JKS 1,y,m	↑ Jump After Stop Key 1 Set	If key 1 set, stop; Y → P	-	-	-											
40	2	13	8	0	2	3		JKS 2,y,m	↑ Jump After Stop Key 2 Set	If key 2 set, stop; Y → P	-	-	-											
40	3	00	8	0	3	0		JE y,m	Jump Equal	If (CC) indicates = or 0, (Y) → P	-	-	-											
40	3	01	8	0	3	1		JNE y,m	Jump Not Equal	If (CC) indicates ≠ or not 0, (Y) → P	-	-	-											
40	3	02	8	0	3	2		JGE y,m	Jump Greater or Equal	If (CC) indicates ≥ or +, (Y) → P	-	-	-											
40	3	03	8	0	3	3		JLS y,m	Jump Less	If (CC) indicates < or -, (Y) → P	-	-	-											
40	3	04	8	0	3	4		JO y,m	Jump Overflow	If overflow set, (Y) → P	-	-	-											
40	3	05	8	0	3	5		JCR y,m	Jump Carry	If carry set, (Y) → P	-	-	-											
40	3	06	8	0	3	6		JPT y,m	Jump Power Out of Tolerance	If power out of tolerance, (Y) → P	-	-	-											
40	3	07	8	0	3	7		JB y,m	Jump Bootstrap 2 selected	If bootstrap 2 selected, (Y) → P	-	-	-											
40	3	10	8	0	3	0		J y,m	Jump	(Y) → P	-	-	-											
40	3	11	8	0	3	1		JS y,m	↑ Jump After Stop	Stop; upon restart, (Y) → P	-	-	-											
40	3	12	8	0	3	2		JKS 1,y,m	↑ Jump After Stop Key 1 Set	If key 1 set, stop; (Y) → P	-	-	-											
40	3	13	8	0	3	3		JKS 2,y,m	↑ Jump After Stop Key 2 Set	If key 2 set, stop; (Y) → P	-	-	-											
41	0	a	84	a	8	4		XJR a,m	Index Jump	If (R _a) ≠ 0, (R _a) - 1 → R _a , (R _m) → P	-	-	-											
41	1	a	85	d	1	1		LJI d	Local Jump Indirect	(P) → P	-	-	-											
41	2	a	86	a	8	6		XJ a,y,m	Index Jump	If (R _a) ≠ 0, (R _a) - 1 → R _a , Y → P	-	-	-											
41	3	a	87	a	8	7		XJ a,y,m	Index Jump	If (R _a) ≠ 0, (R _a) - 1 → R _a , (Y) → P	-	-	-											
42	0	a	88	a	8	8		JLRR a,m	Jump, Link Register	(P) + 1 → R _a , (R _m) → P	-	-	-											
42	0	a	8A	a	8	A		JLR a,y,m	Jump, Link Register	(P) + 2 → R _a , Y → P	-	-	-											
42	3	a	8B	a	8	B		JLR a,y,m	Jump, Link Register	(P) + 2 → R _a , (Y) → P	-	-	-											
43	1	d	8D	d	1	D		LJLM d	Local Jump, Link Memory	(P) + 1 → (P) + d; (P) + d + 1 → P	-	-	-											
43	2	00	8	E	0	0		JLM y,m	Jump, Link Memory	(P) + 2 → Y; Y + 1 → P	-	-	-											
43	3	00	8	F	0	0		JLM y,m	Jump, Link Memory	(P) + 2 → (Y); (Y) + 1 → P	-	-	-											
44	0	a	90	a	9	0		JZR a	Jump Zero	If (R _a) = 0, (R _m) → P	-	-	-											
44	1	d	91	d	1	1		LJE d	Local Jump Equal	If (CC) indicates = or 0, (P) → P	-	-	-											
44	2	a	92	a	9	2		JZ a,y,m	Jump Zero	If (R _a) = 0, Y → P	-	-	-											
44	3	a	93	a	9	3		JZ a,y,m	Jump Zero	If (R _a) = 0, (Y) → P	-	-	-											
45	0	a	94	a	9	4		JNZR a,m	Jump Not Zero	If (R _a) ≠ 0, (R _m) → P	-	-	-											
45	1	d	95	d	1	5		LJNE d	Local Jump Not Equal	If (P) → P	-	-	-											
45	2	a	96	a	9	6		JNZ a,y,m	Jump Not Zero	If (R _a) ≠ 0, Y → P	-	-	-											
45	3	a	97	a	9	7		JNZ a,y,m	Jump Not Zero	If (R _a) ≠ 0, (Y) → P	-	-	-											
46	0	a	98	a	9	8		JPR a,m	Jump Positive	If (R _a) ≥ 0, (R _m) → P	-	-	-											
46	1	d	99	d	1	9		LJGE d	Local Jump Greater or Equal	If (CC) indicates ≥ or +, (P) → P	-	-	-											
46	2	a	9A	a	9	A		JP a,y,m	Jump Positive	If (R _a) ≥ 0, Y → P	-	-	-											
46	3	a	9B	a	9	B		JP a,y,m	Jump Positive	If (R _a) ≥ 0, (Y) → P	-	-	-											
47	0	a	9C	a	9	C		JNR a,m	Jump Negative	If (R _a) < 0, (R _m) → P	-	-	-											
47	1	d	9D	d	1	D		LJLS d	Local Jump Less	If (CC) indicates < or -, (P) → P	-	-	-											
47	2	a	9E	a	9	E		JN a,y,m	Jump Negative	If (R _a) < 0, Y → P	-	-	-											
47	3	a	9F	a	9	F		JN a,y,m	Jump Negative	If (R _a) < 0, (Y) → P	-	-	-											
50	0	a	A0	a	10	0		FSUR a,m	# Floating Point Subtract (Register)	(R _a , R _{a+1}) - (R _m , R _{m+1}) → R _a , R _{a+1} Res. → R _{a+2} , R _{a+3}	0	X	X											
50	1	a	A1	a	10	1		FSUI a,m	# Floating Point Subtract (Indirect)	(R _a , R _{a+1}) - (Y*, Y*+1) → R _a , R _{a+1} Res. → R _{a+2} , R _{a+3}	0	X	X											
50	3	a	A3	a	10	3		FSU a,y,m	# Floating Point Subtract (Index)	(R _a , R _{a+1}) - (Y, Y+1) → R _a , R _{a+1} Res. → R _{a+2} , R _{a+3}	0	X	X											
51	0	a	A4	a	10	4		FAR a,m	# Floating Point Add (Register)	(R _a , R _{a+1}) + (R _m , R _{m+1}) → R _a , R _{a+1} Res. → R _{a+2} , R _{a+3}	0	X	X											
51	1	a	A5	a	10	5		FAI a,m	# Floating Point Add (Indirect)	(R _a , R _{a+1}) + (Y*, Y*+1) → R _a , R _{a+1} Res. → R _{a+2} , R _{a+3}	0	X	X											

CPU REPERTOIRE (CONT.)

OCTAL FORMAT				HEXADECIMAL FORMAT				CODING FORMAT				SR1 BITS											
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17
f	a	m	o	p	a	m	o	p	a	m	o	C	O	V	CC	C	O	V	CC	C	O	V	CC
51	3	a	A7	a	10	7		FA a,y,m	# Floating Point Add (Index)	(R _a , R _{a+1}) + (Y, Y+1) → R _a , R _{a+1} Res. → R _{a+2} , R _{a+3}	0	X	X										

INPUT OUTPUT INSTRUCTIONS

OCTAL FORMAT	HEXADECIMAL FORMAT	CODING FORMAT		SR1 BITS
o f a m	OP a m		INSTRUCTION	11 10 9-8 C OV CC
INPUT/OUTPUT INSTRUCTIONS - COMMAND/CHAIN INSTRUCTIONS				
70	0 00 00	E0 0 0	ACR 0 Channel Control	Master clear all channels - - -
70	0 00 04	E0 0 4	ACR 4 CCR 0,4 Channel Control	Enable external interrupts, all channels; Set External Interrupt Enable (EIE) line - - -
70	0 00 05	E0 0 5	ACR 5 CCR 0,5 Channel Control	Disable external interrupts channel a; all channels; Clear External Interrupt Enable (EIE) line - - -
70	0 a 06	E0 a 6	CCR a,6 Enable Selected Interrupts	Enable Class III, Priority 2,3,4 interrupts, channels 0 to a-1 - - -
70	0 a 07	E0 a 7	CCR a,7 Disable Selected Interrupts	Disable Class III, Priority 2,3,4 interrupts, channels 0 to a-1 - - -
70	0 a 10	E0 a 8	CCR a,8 Channel Control	Master clear, channel a - - -
70	0 a 11	E0 a 9	CCR a,9 Channel Control	Clear Input on Channel a - - -
70	0 a 12	E0 a A	CCR a,A Channel Control	Clear Output on Channel a - - -
70	0 a 14	E0 a C	CCR a,C Channel Control	Enable external interrupts, channel a; Set External Interrupt Enable (EIE) line - - -
70	0 a 15	E0 a D	CCR a,D Channel Control	Disable external interrupts channel a; Clear External Interrupt Enable (EIE) line - - -
70	0 a 16	E0 a E	CCR a,E Channel Control	Enable Class III, Priority 2,3,4 interrupts, channel a - - -
70	0 a 17	E0 a F	CCR a,F Channel Control	Disable Class III, Priority 2,3,4 interrupts, channel a - - -
INPUT/OUTPUT INSTRUCTIONS - COMMAND INSTRUCTIONS				
71	2 a 02	E6 a 2	ICK a,y Initiate Input Chain	Y → IOC _{2m} , initiate input chain - - -
71	2 a 06	E6 a 6	OCC a,y Initiate Output Chain	Y → IOC _{6m} , initiate output chain - - -
71	2 a m	E6 a m	WIMK a,y,m Write Control Memory	Y → IOC _m , channel a - - -
71	2 a m	E6 a m	WIMK a,y,m Write Control Memory	(Y) → IOC _m , channel a - - -
71	3 a m	E7 a m	WIM a,y,m Write Control Memory	Channel a, (IOC _m) → Y - - -
72	3 a m	EB a m	RIM a,y,m Read Control Memory	Channel a, (IOC _m) → Y - - -
76	0 a m	FB a m	SICR a,m Serial Interface Control	Set or clear serial channel a discretes - - -
76	3 a m	FB a m	SST a,y,m Store Serial Status	Channel a status bits per m → Y - - -
INPUT/OUTPUT INSTRUCTIONS - CHAIN INSTRUCTIONS				
70	2 a m	E2 a m	LMI a,y,m Load Control Memory	(Y,Y+1) → BCW, BAP; initiate transfer - - -
70	3 00 00	E3 0 0	IO 0,y Input Data	(Y,Y+1) → BCW, BAP; initiate transfer - - -
70	3 01 00	E3 1 0	IO 1,y Output Data	(Y,Y+1) → BCW, BAP; initiate transfer - - -
70	3 02 00	E3 2 0	IO 2,y External Function	(Y,Y+1) → BCW, BAP; initiate transfer - - -
70	3 03 00	E3 3 0	IO 3,y Force External Function	(Y,Y+1) → BCW, BAP; initiate transfer - - -
71	2 00 m	E6 0 m	LCKM a,y Load Control Memory	Y → IOC _m - - -
71	3 00 m	E7 0 m	LCKM a,y Load Control Memory	(Y) → IOC _m - - -
72	3 00 m	EB 0 m	SCM a,y,m Store Control Memory	(IOC _m) → Y - - -
73	0 00 00	EC 0 0	HCR Halt Chain	Halt chaining (chaining) - - -
73	0 01 00	EC 1 0	IPR Interrupt Processor	Generate chain interrupt (chaining) - - -
73	3 00 00	EF 0 0	ZF y Zero Flag	0 → Y _{15,14} - - -
73	3 01 00	EF 1 0	SF y Set Flag	1 → Y _{15,14} - - -
73	3 02 00	EF 2 0	TF y Test and Set Y	0 → Y _{15,14} set condition - - -
73	3 04 m	EF 4 m	ZB y,m Clear Bit	0 → Y _m - - -
73	3 05 m	EF 5 m	SB y,m Set Bit	1 → Y _m - - -
73	3 07 m	EF 7 m	CB y,m Compare Bit to Zero	Y _{m,0} set condition - - -
74	2 00 00	F2 0 0	SJC 0,y Serial Jump (Unconditional)	Unconditional Y → CAP; clear flag - - -
74	2 01 00	F2 1 0	SMJC 1,y Serial Jump (Conditional)	Serial Jump if suppress flag not set. No jump for MIL-STD-1397 or NAT-STD-4153 (4) - - -
74	2 02 00	F2 2 0	SMJC 2,y Serial Jump (Conditional)	Serial Jump if monitor flag set. No jump for MIL-STD-1397 or NAT-STD-4153 (4) - - -
74	2 04 00	F2 4 0	SJMC 4,y Serial Jump (Conditional)	Jump if condition bit (bit 15) in I/O status word is set. - - -
74	2 10 00	F2 8 0	SJMC 8,y Serial Jump (Conditional)	Y → CAP if Input Buffer is active - - -
74	2 11 00	F2 9 0	SJMC 9,y Serial Jump (Conditional)	Y → CAP if Output Buffer is active - - -
74	2 12 00	F2 a 0	SJMC A,y Serial Jump (Conditional)	Y → CAP if External Function Buffer is active. No jump for MIL-STD-188C, RS-232-C, or VACALEs - - -
75	0 00 m	F4 0 m	SFSC m Search for sync	Perform functions per m-designator - - -
76	0 00 m	F8 0 m	CSIR m Serial Interface Control	Set or clear serial channel discrete function - - -
76	3 00 m	FB 0 m	CSST y,m Store Serial Status	Serial status bit per m → Y - - -
77	3 a m	FB a m	IIC a,y,m Built-in Test (BIT)	Execute the IOC BIT subtest specified by (Y) - - -

ASSIGNED MEMORY ADDRESSES

ADDRESS	ASSIGNMENT
0-3F C0-13F	NDRO MEMORY
48-5F	INTERRUPT PROCESSING
60-61 78-79D	COMMAND CELLS, IOC 0 BIT SIGNATURE
7F	AUTO START ENTRANCE (NORMAL)
80-BF	EXTERNAL INTERRUPT WORD STORAGE (IOC)

INSTRUCTION FORMATS

INSTRUCTION TYPE

RL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP								a				m			

- OP - 8-bit code specifying the operation; RL format only
a - General register designator
m - 4-bit literal constant

RR

RI, TYPE 2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP								a				m			

RI, TYPE 1

OP								d							
----	--	--	--	--	--	--	--	---	--	--	--	--	--	--	--

RK, RX

OP								a				m			
y															

- OP CODE - Code specifying the operation
a - General register or subfunction designator
m - General register or subfunction designator
d - Displacement value (two's complement)
y - Address or arithmetic constant

INDIRECT WORD FORMAT

IW 1

IW 2


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
J				UNASSIGNED								X			

J-VALUE	OPERAND ADDRESS
0	IW 2
1	IW 2 + (Rx)
2	IW 2 + (Rm)
3	IW 2 + (Rm+1)
J-VALUE	OPERAND ADDRESS (CASCADED)
4	IW at IW 2
5	IW at IW 2 + (Rx)
6	IW at IW 2 + (Rm)
7	IW at IW 2 + (Rm+1)
10-17	Unassigned

(4) for MIL-STD-188C and RS-232-C flag is cleared during next character time; for VACALEs, flag is cleared when next character is transferred to memory.


OPERAND FORMATS

Literal Format - 4-bit unsigned integer




4-bit m-field of the RL format instructions


Byte Format - 8-bit unsigned integer



Single-Length Format



Double-Length Format Ra,Ra+1; Rm,Rm+1; y, y+1




Floating-Point Format (Ra), (Ra+1); (Rm), (Rm+1); (y), (y+1)




↑ RADIX POINT

STATUS REGISTER 1 FORMAT



- MATHPAC option only
- Bits 11 and 10 together form the floating point underflow or overflow designator, as follows:
 - 01 = Overflow
 - 11 = Underflow

STATUS REGISTER 2 FORMAT



X INTERPRETATION

- XX = 00 - INPUT CHAIN
- 01 - OUTPUT CHAIN
- 11 - I/O COMMAND

C INTERPRETATION

- CCCC - CHANNEL NUMBER

I INTERPRETATION

- II - IOC NUMBER

INDIRECT CONTROL BIT INTERPRETATION

- 00 - NORMAL ADDRESSING
- 01 - NORMAL ADDRESSING
- 10 - INDIRECT ADDRESSING (WORD AT y)
- 11 - INDIRECT ADDRESSING WITH INDEXING (WORD AT y + Rm)

OR



XOR



AND



OPERAND FORMATION

FORMAT	DESCRIPTION
RR	Operand=(Rm)
R1, TYPE 1	Local Jump Address Y=(P)+d
R1, TYPE 2	Operand at Y*=(Rm)
RK	Operand Y=y+(Rm) if m≠0 Operand Y=y if m=0
RX Word	Operand at Y=y if m=0 Operand at Y=y+(Rm) if m≠0
RX Byte	Operand at Y upper if m=0 Operand at Y=(Rm)/2+y if m≠0 B=(Rm) ₀
RL	Operand=m (an absolute literal)

MRC DISPLAY

DISPLAY CODE	INFORMATION DISPLAYED	
000	MRC State	AXX - RUN (Program Run) -- = blank XFXX PWR (Power Fault) XXFX PROG (Instruction Fault) -XXS STOP -- = blank s = STOP condition s = 0 Power up or Master Clear 1 Jump-stop 1 2 Jump-stop 2 3 Unconditional jump-stop 4 Stop key depression 5 Breakpoint stop 6 Opstep stop
001	Status Register 1	
002	Status Register 2	
003	Program Address Register	
004	Instruction Register	
005	Real-Time Clock Register Lower	
006	Real-Time Clock Register Upper	
007	Monitor Clock Register	
008	Relative Memory Address	
009	Relative Memory Data	
00A	Absolute Memory Addresses 16-21	
00B	Absolute Memory Addresses 0-15	
00C	Absolute Memory Data	
00D	Breakpoint Address	0 ₂ = 0 Disable instruction breakpoint 0 ₂ = 1 Enable instruction breakpoint 1 ₂ = 0 Disable write breakpoint 1 ₂ = 1 Enable write breakpoint 2 ₂ = 0 Disable read breakpoint 2 ₂ = 1 Enable read breakpoint
00E	Breakpoint Mode	
00F	Operation Step Control	0 - CP run mode 1 - CP opstep mode 2 - IOC opstep mode
100-10F	General Register Set 0	3-0 ₂ = Register
110-11F	General Register Set 1	3-0 ₂ = Register
200-2FF	Page Registers, 00-3F	7-6 ₂ = Page register set 5-0 ₂ = Page register
300-31F	P History Address/Code	300 = Address of most recent instruction to alter P 301 = Type of instruction that changed P
A00-AFF	IOC Control Memory	4-7 ₂ = Channel
B00-BFF	IOC Channel Status	3-0 ₂ = Channel memory location 4-7 ₂ = Channel 3-0 ₂ = Channel status location
C00-C0F	IOC Output Data	3-0 ₂ = Channel
D00	IOC Command Address	
D01	IOC Command Instruction	
D02	IOC Chain Instruction	
D03	IOC Translates	
DFF	IOC Select	
E00-E59	Test Parameters	
EEE	Test in Process	
F00-F05	Fault Signature	
FFF	Fault Code	

CORDIC FUNCTIONS (OPTIONAL MATHPAC INSTRUCTIONS)


HEXADECMAL FORMAT	OCTAL FORMAT	CODING	FUNCTION	INPUT PARAMETERS	OUTPUT PARAMETERS
OP	a m	o 1 a m	FORMAT	R _L R _{L+1} R _{L+2}	Y -R _L X -R _{L+1} W -R _{L+2}
7C	a 0	37 0a 00	VF a Trigonometric vector without correction	y x 0	0 $X = \frac{R}{K} = \frac{\sqrt{x^2 + y^2}}{K}$ $W = \theta = \tan^{-1} \frac{Y}{X}$
7C	a 1	37 0a 01	RF a Trigonometric rotate without correction	y x #	$Y = y \cos \theta + x \sin \theta$ $X = x \cos \theta - y \sin \theta$ 0
7C	a 2	37 0a 02	VFP a Trigonometric vector	y x 0	0 $X^3 R = \sqrt{x^2 + y^2}$ $W = \theta = \tan^{-1} \frac{Y}{X}$
7C	a 3	37 0a 03	RFP a Trigonometric rotate	y x #	$Y = y \cos \theta + x \sin \theta$ $X = x \cos \theta - y \sin \theta$ 0
7C	a 4	37 0a 04	VH a Hyperbolic vector without correction	y x 0	0 $X = \frac{\sqrt{x^2 - y^2}}{K_1}$ $W = v = \tanh^{-1} \frac{Y}{X}$
7C	a 5	37 0a 05	RH a Hyperbolic rotate without correction	y x v	$Y = y \cosh v + x \sinh v$ $X = x \cosh v - y \sinh v$ 0
7C	a 6	37 0a 06	VHP a Hyperbolic vector	y x 0	0 $X = \sqrt{x^2 - y^2}$ $W = v = \tanh^{-1} \frac{Y}{X}$
7C	a 7	37 0a 07	RHP a Hyperbolic rotate	y x v	$Y = y \cosh v + x \sinh v$ $X = x \cosh v - y \sinh v$ 0
7C	a 1	37 0a 01	RF a Sin #, COS #	0 0.4DBA #	$Y = \sin \theta$ $X = \cos \theta$ 0
7C	a 6	37 0a 06	VHP a Log _e x	x-1 x+1 0	0 $W = 1/2 \log_e x = \tanh^{-1} \frac{x-1}{x+1}$
7C	a 7	37 0a 07	RHP a Exponential	1 1 v	$Y = e^v = \sinh v + \cosh v$ $X = e^v = \sinh v + \cosh v$ 0
7C	a 1	37 0a 01	RF a Polar to Cartesian without correction	0 R #	$Y = \frac{R \sin \theta}{K}$ $X = R \cos \theta$ 0
7C	a 3	37 0a 03	RFP a Polar to Cartesian	0 R #	$Y = R \sin \theta$ $X = R \cos \theta$ 0
7C	a 1	37 0a 01	RF a Sin #, cos #	0 1 #	$Y = \frac{\sin \theta}{K}$ $X = \frac{\cos \theta}{K}$ 0

x, y Cartesian Coordinates
Angle of Rotation Trigonometric Mode
w Angle of Rotation Hyperbolic Mode
k 0.4DBA
l 1.1ASB


Bit 15 of all input parameters indicates sign 0 = positive; 1 = negative
 Two's complement notation is used for negative values
 The radix point for Registers R_L and R_{L+1} must be the same
 The radix point for W = Constant in hyperbolic mode is between bit 2¹⁵ and 2¹⁴

The maximum value for positive trigonometric coordinates x and y is 3676 for m = 0, 1 and 5A82 for m = 2, 3
 The maximum value for positive hyperbolic coordinates x and y is 35CD for m = 5 and 2D7C for m = 6


Angle # is represented in Binary Angular Measurement (BAMS). Bit 2¹⁵ represents 180°. Each successive bit equal to one represents an angle one-half as large as its adjoining higher-order bit. Least significant bit = .0054931° = 19.7' y/x < .75 for m = 4, 6 and x < .7646 for m = 6




INTERRUPT ENTRANCE ADDRESS INDEX



Class I Interrupt Address Index



Class II Interrupt Address Index



Class III Interrupt Address Index

INTERRUPT PRIORITY

CLASS	PRIORITY	INTERRUPT	BINARY INTERRUPT CODE	NOTES
I HARDWARE	1	Power Fault	0000	1
	2	IOC Memory Resume	0010	2
	3	IOC Memory Parity	0100	2
	4	CP Memory Resume	0010	2
	5	CP Memory Parity	0100	2
II SOFTWARE	1	CP Instruction Fault	00000	1
	2	IOC Instruction Fault (74)	00010	3
	3	IOC Instruction Fault	00010	3
	4	IOC Protect Fault	11000	2
	5	Floating Point	00100	4
	6	Executive Return	00110	4
	7	Executive Mode Fault	10000	1
	8	CP Protect Fault	11000	2
	9	RTC Overflow	01000	5
	10	Monitor Clock	01010	5
III IOC AND MMIO	1	IOC Intercomputer Timeout	II CCCC 110	6
	2	IOC External Interrupt/Discrete	II CCCC 000	6,7
	3	IOC Output Chain Interrupt	II CCCC 100	6
	4	IOC Input Chain Interrupt	II CCCC 010	6
	5	MMIO Discrete Interrupt	CC CCCC 110	8
	6	MMIO External Interrupt	CC CCCC 000	8
	7	MMIO Output Data Ready	CC CCCC 100	8
	8	MMIO Input Data Ready	CC CCCC 010	8

NOTES:

- Cannot be locked out
 - Interrupt is lost if locked out
 - Interrupt action is not locked out within the IOC, but the interrupt is lost if locked out by the CP
 - No operation if locked out
 - One level of queuing
 - One level of queuing per channel
 - Discrete interrupt for MIL-STD-188C, VACALES, or RS-232-C Serial channels
 - Bits 3 through 8 define the MMIO channel number
- II-IOC Number
C -Channel Number

MAIN MEMORY ASSIGNMENTS FOR INTERRUPT HANDLING

FUNCTION	ADDRESS ASSIGNMENT TO CLASS		
	I	II	III
Store the contents of P at address	58	50	48
Store the contents of SR1 at address	59	51	49
Store the contents of SR2 at address	5A	52	4A
Store the contents of RTC lower at address	5B	53	4B
Store the contents of RTC upper at address	5F	57	4F
Reload P with index p's the contents of address	5C	54	4C
Reload SR1 from address	5D	55	4D
Reload SR2 from address	5E	56	4E

I/O CONTROL MEMORY

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Word 0	TM	PS	B	Buffer Transfer Count (BTC)												
Word 1	Buffer Address Pointer (BAP)															
Word 2	Chain Address Pointer (CAP)															
Word 3	Reserved															
Word 4	TM	PS	B	Buffer Transfer Count (BTC)												
Word 5	Buffer Address Pointer (BAP)															
Word 6	Chain Address Pointer (CAP)															
Word 7	Reserved															
Word 8	Monitor Register ⁽¹⁾															
Word 9	Suppress Register ⁽¹⁾															
Word A	Operating Mode Information															
Word B-F	Reserved															

- TM = 00 - Abort the transfer. For input, continue accepting the input data, but do not write it into memory.
- TM = 01 - Transfer 8-bit bytes.
- TM = 10 - Transfer 16-bit words.
- TM = 11 - Transfer 32-bit double words.
- PS = 0 - Use page register set 0.
- PS = 1 - Use page register set 2 if the channel number of the group is less than 8; otherwise use page register set 3.
- B = 0 - Most significant byte will be used when performing 8-bit transfers.
- B = 1 - Least significant byte will be used when performing 8-bit transfers. The B-bit changes state as each byte transfers.

⁽¹⁾ RS-232-C/MIL-STD-188C only

I/O STATUS WORD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CHANNEL NUMBER															
CHANNEL TYPE:															
0000 ₂ = RESERVED															
0001 ₂ = 1553-B															
0011 ₂ = VACALES SERIAL															
0100 ₂ = MIL-STD-1397 TYPE A, B, C															
0101 ₂ = MIL-STD-1397 TYPE D															
0110 ₂ = RS-232-C															
0111 ₂ = MIL-STD-188C															
1000 ₂ = NAT-STD-4153															
(MIL-STD-1397 TYPE E)															
1001 ₂ = NAT-STD-4156															
1111 ₂ = RESERVED															
INPUT CHAIN INTERRUPT PENDING															
OUTPUT CHAIN INTERRUPT PENDING															
EXTERNAL INTERRUPT PENDING															
ERROR/TIMEOUT INTERRUPT PENDING															
CHANNEL INPUT ACTIVE															
CHANNEL OUTPUT ACTIVE															
EXTERNAL INTERRUPT ENABLED															
TEST CONDITION FOR CONDITIONAL JUMPS															

STATUS WORD INTERPRETATION

WORD BIT	MIL-STD-188C FUNCTION	RS-232-C FUNCTION	MIL-STD-188C AND RS-232-C DESCRIPTION
2 ⁰	PARITY ERROR	PARITY ERROR SERIAL CHANNEL DETECTS A PARITY ERROR ON AN INPUT WORD.	
2 ¹	OVERRUN	OVERRUN	SERIAL CHANNEL DOES NOT STORE AN INPUT WORD BEFORE ANOTHER IS TRANSMITTED.
2 ²	BREAK	BREAK	SERIAL CHANNEL DOES NOT DETECT A STOP-BIT. (USED IN ASYNCHRONOUS MODE ONLY)
2 ³	E ACTIVE	CLEAR TO SEND	LINE IS SET "ACTIVE" BY AN EXTERNAL EQUIPMENT.

MIL-STD-1397 PARALLEL OPERATING MODES

MODE REGISTER					MODE OF OPERATION	
15 - 5	4	3	2	1	0	
	0	0	0	0	0	COMPUTER TO PERIPHERAL 16-BIT
	0	0	0	0	1	
	0	0	0	1	0	
	0	0	0	1	1	
	0	0	1	0	0	
	0	0	1	0	1	
	0	0	1	1	0	
	0	0	1	1	1	
	0	1	0	0	0	COMPUTER TO PERIPHERAL - 16-BIT
	0	1	0	0	1	COMPUTER TO COMPUTER - 16-BIT
	0	1	0	1	0	UNDEFINED
	0	1	0	1	1	TEST MODE - 16-BIT
	0	1	1	0	0	COMPUTER TO PERIPHERAL - 32-BIT
	0	1	1	0	1	COMPUTER TO COMPUTER - 32-BIT
	0	1	1	1	0	EXTERNALLY SPECIFIED ADDRESSING
	0	1	1	1	1	UNDEFINED TEST MODE - 32-BIT
	1	1	0	0	0	PERIPHERAL INPUT CHANNEL (PIC) - 16-BIT
	1	1	1	0	0	PERIPHERAL INPUT CHANNEL (PIC) - 32-BIT
RESERVED						

MIL-STD-188C AND RS-232-C OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
REGISTER BITS INTERPRETED															
IF BIT 3 = 0 (NO PARITY)															
00 → 5-BIT CHARACTER															
01 → 6-BIT CHARACTER															
10 → 7-BIT CHARACTER															
11 → 8-BIT CHARACTER															
IF BIT 3 = 1 (INCLUDES PARITY)															
00 → 6-BIT CHARACTER															
01 → 7-BIT CHARACTER															
10 → 8-BIT CHARACTER															
11 → 9-BIT CHARACTER															
0 → SELECT ODD PARITY															
1 → SELECT EVEN PARITY															
0 → DISABLE PARITY CHECKING															
1 → ENABLE PARITY CHECKING															
0 → ONE STOP-BIT ASYNCHRONOUS															
1 → TWO STOP-BITS OUTPUT															
0 → SYNCHRONOUS CHANNEL OPERATION ⁽¹⁾															
1 → ASYNCHRONOUS CHANNEL OPERATION ⁽¹⁾															
0 → RS-232-C OPERATION ⁽¹⁾															
1 → MIL-STD-188C OPERATION ⁽¹⁾															
ASYNCHRONOUS CLOCK SPEED SELECTION															
00 RESERVED 10 ₈ 9600 BAUD															
01 RESERVED 11 ₈ 4800 BAUD															
02 50 BAUD 12 ₈ 1800 BAUD															
03 75 BAUD 13 ₈ 1200 BAUD															
04 134.5 BAUD 14 ₈ 2400 BAUD															
05 200 BAUD 15 ₈ 300 BAUD															
06 600 BAUD 16 ₈ 150 BAUD															
07 2400 BAUD 17 ₈ 110 BAUD															
MUST BE ZERO															
RESERVED															

⁽¹⁾ Set by hardware

VACALES OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NOT USED															
0 → SELECT ODD PARITY															
1 → SELECT EVEN PARITY															
0 → DISABLE PARITY CHECKING															
1 → ENABLE PARITY CHECKING															
RESERVED															
1 → VACALES 0 → NOT VACALES															
0000 → 1-BIT CHARACTER															
1111 → 16-BIT CHARACTER															

MIL-STD-1397 TYPE D AND NAT-STD-4153
(MIL-STD-1397 TYPE E) AND OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												0	0	0	0
															16-Bit Interrupt Mode
															1 0 0 1
															1 0 1 0 Not Used
															1 0 1 1 16-Bit Interrupt Loop Test Mode
															1 1 0 0 32-Bit Interrupt Mode
															1 1 0 1 Not Used
															1 1 1 0 Not Used
															1 1 1 1 32-Bit Interrupt Loop Test Mode
															0 = Non Overlap Mode
															1 = Overlap Mode
															0 = No Parity on Input
															1 = Detect Odd Parity on Input
															0 = No Parity on Output
															1 = Odd Parity on Output
															0 = Disable Source T/O
															1 = Enable Source T/O
															0 = Disable Sink T/O
															1 = Enable Sink T/O
															0 = Disable Sink Timing Detection
															1 = Enable Sink Timing Detection
															0 = Disable SOS Start (Sink T/O)
															1 = Enable SOS Start (Sink T/O)
															0 = No Parity on Output
															1 = Even Parity on Output
															0 = Enable SOS/SIS Transmission
															1 = Disable SOS/SIS Transmission
															0 = Disable Illegal Condition
															1 = Enable Illegal Condition
															Not Used

NOTE: All information transfers contain a 32-bit information field. For I/O and External Function transfers the number of valid data bits within this 32-bit field may be 8, 16 or 32. Selection is made by the Transfer Mode (TM) field in the Buffer Control Word (BCW) of the Initiate Transfer Instruction.

NOTE: For External Interrupt Transfers the 32-bit field may contain either 16 or 32 valid data bits. Selection is made by bits 0 through 3 (Mode Bits) of I/O Control Memory location 12₈ of the associated I/O channel.

NATO-STD-4156 SERIAL-OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															1 = CONTROL MODULE LOOPBACK
															RESERVED
															1 = DISABLE LONG TIME-OUT INTERRUPT
															1 = SELECT UPPER BANK (TEST ONLY)
															1 = MINIMUM INTER-WORD GAP (TEST ONLY)
															1 = EXTERNAL SHIFT CLOCK (TEST ONLY)
															1 = >50 MICROSECOND T16 TIMER (RESTRICTED APPLICATION)
															1 = LOOPBACK TEST THROUGH ADAPTER (1 WORD BUFFER)
															1 = T16 FAILURE INT. EN. (TERMINAL MODE ONLY)
															1 = EVEN PARITY GENERATE (TEST ONLY)
															1 = BURST MODE (NO 15 MILLISEC WAIT FOR OUT BUFFER)
															1 = INITIATE DISABLE (VALID-A PROTOCOL ONLY)
															1 = SLOW SHIFT CLOCK 1.25 MHz (TERMINAL MODE)
															1 = B PROTOCOL
															1 = TERMINAL MODE

MIL-STD-1553B SERIAL-OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															BC/RT- 1 = RT/BC MODE ENABLE
															BC- 1 = INHIBIT PROGRAMMABLE INT.
															1 = PAGE BIT 0
															1 = PAGE BIT 1
															RT- 1 = INHIBIT SYNC INTERRUPT
															BC- 1 = INHIBIT ERROR INTERRUPT
															RT- 1 = INHIBIT RESET INTERRUPT
															BC- 1 = INHIBIT BC TIME-OUT INTERRUPT
															BC- 1 = INHIBIT STATUS EXCEPTION INTERRUPT
															BIT- BIT- 1 = BIT READ/0 = BIT WRITE
															RT- 1 = SET SUBSYSTEM FLAG
															RT- 1 = ENABLE DYNAMIC BUS CONTROL
															RT- 1 = SET SERVICE REQUEST
															RT- 1 = SET CHANNEL BUSY
															RT/BC- 1 = MAE ADDRESS ENABLE
															BIT- 1 = SELF-TEST
															BIT- 1 = BIT ENABLE

MEMORY MAPPED INPUT/OUTPUT CONTROL AND STATUS REGISTER

SET BY CP/IOC, CLEARED BY MMIO WHEN BUS INITIALIZATION SIGNAL OCCURS

SET AND CLEARED BY MMIO WHEN CONDITION OCCURS; CLEARED BY MMIO WHEN BUS INITIALIZATION SIGNAL OCCURS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															(2) UNDEFINED
															(1) DISCRETE INTERRUPT INDICATOR:
															1 = EXTERNAL EQUIPMENT DISCRETE INTERRUPT CONDITION
															0 = NO EXTERNAL EQUIPMENT DISCRETE INTERRUPT CONDITION
															(1X2) OUTPUT DATA READY:
															0 = DATA TRANSFERRED TO EXTERNAL EQUIPMENT
															1 = DATA WRITTEN IN OUTPUT DATA REGISTER BY CP/IOC
															(1X2) INPUT DATA READY:
															1 = DATA TRANSFERRED FROM EXTERNAL EQUIPMENT TO INPUT DATA REGISTER
															0 = DATA TRANSFERRED FROM INPUT DATA REGISTER TO CP/IOC
															(1X2) EXTERNAL INTERRUPT DATA READY
															1 = DATA TRANSFERRED FROM EXTERNAL EQUIPMENT TO EXTERNAL INTERRUPT DATA REGISTER
															0 = DATA TRANSFERRED FROM EXTERNAL INTERRUPT DATA REGISTER TO CP/IOC
															(1) RESERVED
															(1) DISCRETE INTERRUPT ENABLE: 1 = ENABLED
															0 = DISABLED
															(1) OUTPUT DATA READY INTERRUPT ENABLE: 1 = ENABLED
															0 = DISABLED
															(1) INPUT DATA READY INTERRUPT ENABLE: 1 = ENABLED
															0 = DISABLED
															(1) EXTERNAL INTERRUPT ENABLE: 1 = ENABLED
															0 = DISABLED

NOTES: (1) NOT MODIFIABLE BY EXTERNAL EQUIPMENT
(2) NOT MODIFIABLE BY CP OR IOC

MMIO MAIN MEMORY ADDRESS ASSIGNMENTS ARE LIMITED TO 0-8K. EACH MMIO CHANNEL REQUIRES FOUR CONSECUTIVE LOCATIONS. MEMORY ADDRESS ASSIGNMENTS ARE HARDWIRED PER USER DEFINITIONS. MMIO EXTERNAL/INTERRUPTS USE THE CLASS III INTERRUPT ENTRANCE ADDRESS.

MEMORY MAPPED INPUT/OUTPUT ASSIGNED ADDRESSES

ADDRESS	X	-	EXTERNAL INTERRUPT WORD
	x+1	-	INPUT DATA WORD
	x+2	-	OUTPUT DATA WORD
	x+3	-	MMIO CONTROL/STATUS WORD