

AN/UYK-7 COMPUTER

REPERTOIRE OF INSTRUCTIONS

Code	Mnemonic	NAME	DESCRIPTION	F	CA	R	UF	Time _{μs}
01 0	OR	Inclusive OR (Selective Set A)	(Y) ⊕ (A ₂) → A ₂	II	Y	Y	2	1.5
01 1	SC	Selective Clear A	(A ₂) ⊖ (Y) → A ₂	II	Y	Y	2	1.5
01 2	MS	Selective Substitute	(Y) ⊕ (A ₂) → (A ₂) for all (A ₂) = 1; (A ₂) = (A ₂)	II	Y	Y	2	1.5
01 3	XOR	Exclusive OR (Set. Comp. A)	(Y) ⊕ (A ₂) → A ₂ ; (A ₂) ⊕ (A ₂) for (Y) = 1	II	Y	Y	2	1.5
01 4	ALP	Add Logical Product	(A ₂ +1) + (Y) ⊖ (A ₂) → A ₂ +1; (A ₂) = (A ₂)	II	Y	Y	2	1.5
01 5	LLP	Load Logical Product	(Y) ⊖ (A ₂) → A ₂	II	Y	Y	2	1.5
01 6	NLP	Subtract Logical Product	(A ₂ +1) - (Y) ⊖ (A ₂) → A ₂ +1; (A ₂) = (A ₂)	II	Y	Y	2	1.5
01 7	LLPN	Load Logical Product Next	(Y) ⊖ (A ₂) → A ₂ +1; (A ₂) = (A ₂)	II	Y	Y	2	1.5
02 0	CNT	Count Ones	No. of Bits Set in (Y) → A ₂	II	Y	Y	2	7.5†
02 2	XR	Execute Remote	(Y) → Y	II	N	N	8	1.5
02 3	XRL	Execute Remote Lower	(Y) → Y	II	N	N	8	1.5
02 4	SLP	Store Logical Product	(A ₂ +1) ⊖ (A ₂) → Y; (A ₂) = (A ₂); (A ₂ +1) = (A ₂ +1)	II	Y	Y	2	1.5
02 5	SSUM	Store Sum	(A ₂ +1) + (A ₂) → A ₂ +1; Y; (A ₂) = (A ₂)	II	Y	Y	2	2.0
02 6	SDIF	Store Difference	(A ₂ +1) - (A ₂) → A ₂ +1; Y; (A ₂) = (A ₂)	II	Y	Y	2	2.0
02 7	DS	Double Store A	(A ₂ +1) → A ₂ +1; Y	II	N	N	2	3.0
03 0	ROR	Replace Inclusive OR	(Y) ⊕ (A ₂) → A ₂ & Y	II	Y	Y	2	2.5
03 1	RSC	Replace Selective Clear	(A ₂) ⊖ (Y) → A ₂ & Y	II	Y	Y	2	2.5
03 2	RMS	Replace Selective Substitute	(Y) ⊕ (A ₂) → A ₂ for all (A ₂) = 1; Then (A ₂) → Y; (A ₂) = (A ₂)	II	Y	Y	2	2.5
03 3	RXOR	Replace Exclusive OR	(Y) ⊕ (A ₂) → A ₂ & Y; (A ₂) → A ₂ & Y for Y _{n-1}	II	Y	Y	2	2.5
03 4	RALP	Replace A+ Logical Product	(A ₂ +1) + (Y) ⊖ (A ₂) → A ₂ +1; Y; (A ₂) = (A ₂)	II	Y	Y	2	2.5
03 5	RLP	Replace Logical Product	(Y) ⊖ (A ₂) → Y & A ₂ +1; (A ₂) = (A ₂)	II	Y	Y	2	2.5
03 6	RNLP	Replace A- Logical Product	(A ₂ +1) - (Y) ⊖ (A ₂) → A ₂ +1; Y; (A ₂) = (A ₂)	II	Y	Y	2	2.5
03 7	TSF	Test and Set Flag	If (Y) ₃₁ = 0, CD Set EQUAL, I → Y ₃₁ ; If (Y) ₃₁ = 1, CD Set UNEQUAL.	II	N	Y	8	2.5
05 0	DL	Double Load A	(Y+1), Y → A ₂ +1; A ₂	II	N	N	2	3.0
05 1	DA	Double Add A	(A ₂ +1, A ₂) + (Y+1), Y → A ₂ +1, A ₂	II	N	N	2	3.0
05 2	DAN	Double Subtract A	(A ₂ +1, A ₂) - (Y+1), Y → A ₂ +1, A ₂	II	N	N	2	3.0
05 3	DC	Double Compare	Compare (A ₂ +1, A ₂) to (Y+1, Y), Set CD	II	N	N	2	3.0
05 4	LBMP	Load Base and Memory Protection	(Y) ₁₇₋₂₀ → S ₂ ; (Y) ₁₇₋₂₀ → SPR ₂ ; Y → SIR ₂	II	N	N	2	5.75
06 0	FA	Floating-point Add	Shift (A ₂ +1) or (Y+1) Right such that (A ₂) = (Y)	II	N	N	2	6.25†
06 1	FAN	Floating-point Subtract	(A ₂ +1) + (Y+1) → A ₂ +1; Normalize Shift (A ₂ +1) or (Y+1) Right such that (A ₂) = (Y)	II	N	N	2	6.25†
06 2	FM	Floating-point Multiply	(A ₂ +1) - (Y+1) → A ₂ +1; Normalize (A ₂ +1) - (Y+1) → A ₂ +1	II	N	N	2	10.0†
06 3	FD	Floating-point Divide	(A ₂ +1) + (Y+1) → A ₂ +1; Normalize (A ₂) - (Y) → (A ₂)	II	N	N	2	17.0†
06 4	FAR	Floating-point Add with Round	Same as FA with (A ₂ +1) rounded	II	N	N	2	6.25†
06 5	FANR	Floating-point Subtract w. Rd.	Same as FAN with (A ₂ +1) rounded	II	N	N	2	10.0†
06 6	FMR	Floating-point Multiply w. Rd.	Same as FM with (A ₂ +1) rounded	II	N	N	2	17.0†
06 7	FDR	Floating-point Divide w. Rd.	Same as FD with (A ₂ +1) rounded	II	N	N	2	17.0†
07 0 a=0	XS	Enter Executive State	sy = (B ₂) → CMR 156; Enter class IV (Executive)	II	N	N	11	4.0
07 0 a=1	IPI	Interprocessor Interrupt	Send Class II interrupt to processors n (0-7)	II	N	N	11	4.0
07 1**	AEI	Allow Enable Interrupt	Allow Monitor interrupts from IOCA on Channels n; If bit n of sy+(B ₂) = 1	II	N	N	6	2.0
07 2**	PEI	Prevent Enable Interrupt	Prevent Monitor interrupts from IOCA on Channels n; If bit n of sy+(B ₂) = 1	II	N	N	6	2.0
07 3**	LIM	Load IOC Monitor Clock	Initiate IOCA at address Y	II	N	N	6	2.0
07 4**	IO	Initiate I/O	Return to State Specified by ASR stored DSW	II	N	N	9	3.0
07 5**	IR	Interrupt Return	Repeat N.L.B; Times: sy of Repeat added to B ₂	II	N	N	9	3.0
07 6	RP	Repeat	Repeat N.L. after each cycle. See Repeat Conditions	II	N	Y	1	1.5
10	LA	Load A	Y → A ₂	II	Y	Y	1	1.5
11	LXB	Load A and Index B	Y → A ₂ ; (B ₂ +1) → B ₂	II	Y	N	1	1.5
12	LDIF	Load Difference	Y - (A ₂) → A ₂ +1; (A ₂) = (A ₂)	II	Y	Y	1	1.5
13	ANA	Subtract A	(A ₂) - Y → A ₂	II	Y	Y	1	1.5

REPERTOIRE OF INSTRUCTIONS (CONT.)

Code	Mnemonic	NAME	DESCRIPTION	F	CA	R	UF	Time _{μs}
14	AA	Add A	(A ₂) + Y → A ₂	I	Y	Y	1	1.5
15	LSUM	Load Sum	(A ₂) + Y → A ₂ +1; (A ₂) = (A ₂)	I	Y	Y	1	1.5
16	LNA	Load Negative	Y → A ₂	I	Y	Y	1	1.5
17	LM	Load Magnitude	Y → A ₂	I	Y	Y	1	1.5
20	LB	Load B	(B ₂) + Y → B ₂ ; B ₂ zero extended	I	Y	Y	1	2.0
21	AB	Add B	(B ₂) + Y → B ₂ ; B ₂ zero extended	I	Y	Y	1	2.0
22	ASB	Subtract B	(B ₂) - Y → B ₂ ; B ₂ zero extended	I	Y	Y	1	2.0
23	SB	Store B	(B ₂) → Y	I	Y	Y	1	1.5
24	SA	Store A	(A ₂) → Y	I	Y	Y	1	1.5
25	SXB	Store A and Index B	(A ₂) → Y; (B ₂ +1) → B ₂	I	Y	N	1	1.5
26	SNA	Store Negative	(A ₂) → Y	I	Y	Y	1	1.5
27	SM	Store Magnitude	(A ₂) → Y	I	Y	Y	1	1.5
32	BS	Clear Bit	0 → Y _{ak}	II	N	Y	3	2.5
33	BZ	Set Bit	1 → Y _{ak}	II	N	Y	3	2.5
34	RA	Replace Add	(A ₂) + Y → A ₂ +1 & Y; (A ₂) = (A ₂)	II	Y	Y	1	2.5
35	RI	Replace Increment	Y+1 → A ₂ & Y	II	Y	Y	1	2.5
36	RD	Replace Subtract	Y - (A ₂) → A ₂ +1 & Y; (A ₂) = (A ₂)	II	Y	Y	1	2.5
37	RN	Replace Decrement	Y-1 → A ₂ & Y	II	Y	Y	1	2.5
40	M	Multiply A	(A ₂) × Y → A ₂ +1, A ₂	II	Y	Y	1	7.5†
41	MC	Multiply A	(A ₂ +1, A ₂) × Y → A ₂ ; remainder → A ₂ +1	II	Y	Y	1	14.5†
42	BC	Compare Bit to Zero	If (Y) _{ak-0} , CD Set EQUAL; If (Y) _{ak-0} , CD Set UNEQUAL	II	N	Y	3	1.5
43	CKI	Compare Index Increment	If (B ₂) ≥ Y, CD Set OUTSIDE, 0 → B ₂ ; If (B ₂) < Y, CD Set WITHIN, (B ₂ +1) → B ₂	I	Y	Y	1	2.0
44	C	Compare	If (A ₂ +1) > Y, Set the CD	I	Y	Y	1	1.5
45	CL	Compare Limits	If (A ₂ +1) > Y ≥ (A ₂), Set CD within	I	Y	Y	1	1.5
46	CM	Compare Masked	Compare (A ₂ +1) to (A ₂) ⊕ Y, Set the CD	I	Y	Y	1	1.5
47	CG	Compare Gated	Compare (Y - (A ₂)) to (A ₂ +1), Set the CD	I	Y	Y	1	1.5
50 0	JEP	Jump on Even Parity	If (A ₂ +1) ⊖ (A ₂) is Even Parity, jump to Y	III	N	N	1	2.0
50 1	JOP	Jump on Odd Parity	If (A ₂ +1) ⊖ (A ₂) is Odd Parity, jump to Y	III	N	N	1	2.0
50 2	DJZ	Jump Double Precision Zero	If (A ₂ +1, A ₂) = 0, jump to Y	III	N	N	1	2.0
50 3	DJNZ	Jump Double Precision Not Zero	If (A ₂ +1, A ₂) ≠ 0, jump to Y	III	N	N	1	2.0
51 0	JP	Jump A Positive	If (A ₂) ≥ 0, jump to Y	III	N	N	1	1.5
51 1	JN	Jump A Negative	If (A ₂) < 0, jump to Y	III	N	N	1	1.5
51 2	JZ	Jump A Zero	If (A ₂) = 0, jump to Y	III	N	N	1	1.5
51 3	JNZ	Jump A Not Zero	If (A ₂) ≠ 0, jump to Y	III	N	N	1	1.5
52 0	LJB	Load B and Jump	P+1 → B ₂ , jump to Y	III	N	N	1	1.8
52 1	JBNZ	Index Jump B	If (B ₂) ≠ 0, then (B ₂ -1) → B ₂ , jump to Y	III	N	N	1	1.8
52 2	JS	Jump sy + B	Jump to sy + B	III	N	N	1	1.5
52 3	JL	Unconditional Jump Lower	Jump to the Lower of Y	III	N	N	12	1.5
53 0 a=0	JNF	Jump on No Overflow	If OD is not set, jump to Y; Clear OD	III	N	N	12	1.5
53 0 a=1	JOF	Jump on Overflow	If OF is set, jump to Y; Clear OD	III	N	N	12	1.5
53 1 a=0	JNE	Jump on Not Equal	If CD ≠, jump to Y	III	N	N	12	1.5
53 1 a=1	JE	Jump on Equal	If CD =, jump to Y	III	N	N	12	1.5
53 1 a=2	JG	Jump on Greater Than	If CD >, jump to Y	III	N	N	12	1.5
53 1 a=3	JGE	Jump on Greater Than or Equal	If CD ≥, jump to Y	III	N	N	12	1.5
53 1 a=4	JLT	Jump on Less Than	If CD <, jump to Y	III	N	N	12	1.5
53 1 a=5	JLE	Jump on Less Than or Equal	If CD ≤, jump to Y	III	N	N	12	1.5
53 1 a=6	JNW	Jump Outside Limits	If CD Outside Limits, jump to Y	III	N	N	12	1.5
53 1 a=7	JW	Jump Within Limits	If CD Within Limits, jump to Y	III	N	N	12	1.5
53 2	RJ	Return Jump a=0	P+1 → Y, jump to Y+1	III	N	N	12	3.0
53 2	RJC	Return Jump a=1, 2, 3	If switch a is Set, P+1 → Y, jump to Y+1; otherwise N.I.	III	N	N	1	3.0
53 2*	RJSC	Return Jump a=4, 5, 6, 7	If switch a is Set, Stop; P+1 → Y, jump to Y+1 at restart	III	N	N	1	3.75
53 3	J	Manual Jump a=0	Jump to Y	III	N	N	12	1.5
53 3	JC	Manual Jump a=1, 2, 3	If switch a is Set, Stop; Y otherwise N.I.	III	N	N	1	1.5
53 3*	JSC	Manual Jump a=4, 5, 6, 7	If switch a is Set, Stop; Y to Y at restart	III	N	N	1	2.25
54*	LCT	Load CMR	(Y) → CMR _{ak}	I	N	Y	3	1.5
55*	LCI	Load CMR Interrupt	(Y) → CMR _{ak+100}	I	N	Y	3	1.5

REPERTOIRE OF INSTRUCTIONS (CONT.)

Code	Mnemonic	NAME	DESCRIPTION	F	CA	R	UF	Time _{μs}
56/	SCT	Store CMR Task	(CMR _{ak}) → Y	I	N	Y	3	1.5
57*	SCI	Store CMR Interrupt	(CMR _{ak+100}) → Y	I	N	Y	3	1.5
60 a/1=0	HSC1	Store CMR in A	(CMR _{ak}) → A ₂	IV	N	A	4	1.75
60 a/1=1	HSC2	Store CMR in A	(CMR _{ak+100}) → A ₂	IV	N	A	4	1.75
60 a/1=1	HLCT	Load CMR from A	(A ₂) → CMR _{ak}	IV	N	A	4	1.75
61 a/1=1	HLCI	Load CMR from A	(A ₂) → CMR _{ak+100}	IV	N	A	4	1.75
62	HLC	Shift Left Circularly	(A ₂) Left Shifted End Around → A ₂	IV	B	N	10	1.75
63	HDL	Shift Left Circularly Double	(A ₂ +1, A ₂) Left Shifted End Around → A ₂ +1, A ₂	IV	B	N	10	1.75
64	HRZ	Shift Right Fill Zeros	(A ₂) Right Shifted, Zero Fill → A ₂ +1	IV	B	N	10	1.75
65	HDRZ	Shift Right Double, Fill Zeros	(A ₂ +1, A ₂) Right Shifted, Zero Fill → A ₂ +1, A ₂	IV	B	N	10	1.75
66	HRS	Shift Right Fill Sign	(A ₂) Right Shifted, Sign Fill → A ₂	IV	B	N	10	1.75
67	HDRS	Shift Right Double, Fill Sign	(A ₂ +1, A ₂) Right Shifted, Sign Fill → A ₂ +1, A ₂	IV	B	N	10	1.75
70 0	HSF	Scale Factor	Normalize (A ₂) Shift Count → A					

I/O CONTROLLER COMMANDS

Code	Mnemonic	NAME	DESCRIPTION	UF**	Time μ s
10	IB	Initiate Input Buffer on Cj	(y)→CMA* 0+; Activate Input	1	3.25
11	OB	Initiate Output Buffer on Cj	(y)→CMA* 20+; Activate Output	1	3.25
12	FB	Initiate External Function Buffer on Cj	(y)→CMA* 40+; Activate EF	1	3.25
13	XB	Initiate External Interrupt Buffer on Cj	(y)→CMA* 60+; Activate EI	1	3.25
14 k=0	TIB	Terminate Input Buffer on Cj	Terminate Input (m=0) Suppress	2	3.0
14 k=1	TOB	Terminate Output Buffer on Cj	Terminate Output (Queued) Interrupt	2	3.0
14 k=2	TFB	Terminate External Function Buffer on Cj	Terminate EF (m=1) Allow Queued	2	3.0
14 k=3	TXB	Terminate External Interrupt Buffer on Cj	Terminate EI Interrupt	2	3.0
15 k=0	IMIR	Set Input Monitor Interrupt Request on Cj	Set Input Monitor Interrupt on Chan j	3	2.5
15 k=1	OMIR	Set Output Monitor Interrupt Request on Cj	Set Output Monitor Interrupt on Chan j	3	2.5
15 k=2	FMIR	Set EF Monitor Interrupt Request on Cj	Set EF Monitor Interrupt on Chan j	3	2.5
15 k=3	NMIR	Set EI Monitor Interrupt Request on Cj	Set EI Monitor Interrupt on Chan j	3	2.5
16 k=0	AIC	Set Input Chain Active on Cj	y→Command Address Pointer Field	4	2.5
16 k=1	AOC	Set Output Chain Active on Cj	(bits 55-58) of CMA* 20k+; j	4	2.5
16 k=2	AFC	Set External Function Chain Active on Cj	Activate Chain	4	2.5
16 k=3	AAC	Set External Interrupt Chain Active on Cj	Activate Chain	4	2.5
17 m=0	TBZ	Test Bit Zero	If (y) ₁ =0, SKIP; Else NI	7	4.0
17 m=1	TBS	Test Bit Set	If (y) ₁ ≠0, SKIP; Else NI	7	4.0
20	JIO	Jump to y	y→Command Address Pointer or CAR†	6	2.5
22	LICM	Load IOC Control Memory	(y)→IOC Control Memory Address kj	5	3.25
23	ILTC	Load Real-Time Clock	(y)→Real Time Clock	6	4.0
24	SICM	Store IOC Control Memory	(IOC Control Memory) ₁ →y	5	2.75
25	IBS	Set Bit	1→y ₁	5	3.25
26	IBZ	Clear Bit	0→y ₁	5	3.25
27	ITSF	Test and Set Flag	1→y ₁ ; If (y) ₁ was Originally Cleared, Skip; Else NI	6	3.25

FORMATING MNEMONICS

—	BCW	Buffer Control Word	8	—
—	BCWE	Buffer Control Word ESI	9	—

†Command Address Register
*Control Memory Address

**ULTRA FORMAT

1—j, y, k, c, m	4—j, y, c	7—kj, y	(l=buffer length)
2—j, c, m	5—k, y, c	8—y, l	
3—j, c	6—y, c	9—y, l, k	

k—DESIGNATOR DEFINITIONS

k=0	k=1	k=2	k=3
f=10, 11, 13	Suppress data	Pack Quarter word	Pack Half word
f=12	Force One Word (y) is EF	One Word Buffer (y) is EF	Multi Word Buffer
			Not Used

NORMAL BUFFER CONTROL WORD FORMAT

31	18	17	0
----	----	----	---

Final Address Current Address
Compare Bits

ESI BUFFER CONTROL WORD FORMAT

31	29	28	18	17	0
----	----	----	----	----	---

Partial Word Final Address Current Address
Designator Compare Bits

Partial Word Designator Definitions

31	30	29	1
X	X	1	

Quarter Word XX=00 next word 31-24
01 next word 23-16

X	1	0

Half Word 10 next word 15- 8
X=0 next word 31-16
X=1 next word 15- 0

1	0	0
0	0	0

Full Word
Suppress Data
Maximum ESI Buffer is 2048 Words

IOC COMMAND WORD FORMAT

31	26	25	24	23	20	19	18	17	0
----	----	----	----	----	----	----	----	----	---

Final Address Chan. No. Operand Address y
Word Desig. (0-17) Chain Flag c
Function Code k Monitor Flag m

IOC CONTROL MEMORY WORD FORMAT

55	38	37	36	35	34	33	32	31	18	17	0
----	----	----	----	----	----	----	----	----	----	----	---

Command Partial Final Current Address Word Byte Buffer Address Pointer Desig. Monitor Interrupt Flag Chain Flag

IOC CONTROL MEMORY ASSIGNMENT

Address	Use
0-17	Input
20-37	Output
40-57	External Function
60-77	External Interrupt

INTERRUPT STATUS CODES

Class	INTERRUPT	Status Code Bits**
		9 8 7 6 5 4 3 2 1 0
I	CP—Operand Memory Resume	0 0 M M M M 0 0 0 0 0
I	CP—IOC Command Resume	K K 0 0 0 0 0 0 0 0
I	CP—Instruction Memory Resume	0 0 M M M M 0 0 0 1 0
I	CP—IOC Interrupt Code Resume	K K 0 0 0 0 0 0 1 1
I*	IOC Memory Resume	K K M M M M 1 0 1 0
I*	Intercomputer Timeout	K K C C C C 1 0 1 1
I*	Power Tolerance (never locked out)	0 0 0 0 0 0 1 1 1 1
II*	Interprocessor Interrupt	0 0 0 0 0 0 0 0 0 0
II	Floating Point Error	0 0 0 1 0 0 0 0 0 0
II	CP Illegal Instruction Error	0 0 1 0 0 0 0 0 0 0
II	Privileged Instruction Error	0 0 1 1 0 0 0 0 0 0
II	Not Assigned	0 1 0 0 0 0 0 0 0 0
II	Operand Breakpoint Match	0 1 0 1 0 0 0 0 0 0
II	CP monitor clock register	0 1 1 0 0 0 0 0 0 0
II	Operand Read or indirect Addressing	0 1 1 0 0 0 0 0 0 0
II	Not Assigned	0 1 1 1 0 0 0 0 0 0
II	Operand Write	1 0 0 0 1 0 0 0 0 0
II	Operand Limit	1 0 0 1 0 1 0 0 0 0
II	Instruction Breakpoint Match	1 0 1 1 0 1 0 0 0 0
II	Not Assigned	1 1 0 1 0 1 0 0 0 0
II	Instruction Execute	1 1 0 1 0 1 0 1 0 0
II	Instruction Limit	1 1 1 0 1 0 1 0 0 0
II*	CP Monitor Clock	1 1 1 1 1 1 1 1 1 1
III*	IOC Illegal CAR Instruction	K K 0 0 P P 0 0 0 0 0
III*	IOC Illegal Chain Instruction	K K C C C C 0 1 F F
III*	IOC Monitor Clock	K K 0 0 0 0 0 1 0 1 0
III*	IOC CP Interrupt	K K 0 0 0 0 0 1 0 1 1
III*	IOC External Interrupt Monitor	K K C C C C 1 1 0 0 0
III*	IOC External Function Monitor	K K C C C C 1 1 0 1 0
III*	IOC Output Data Monitor	K K C C C C 1 1 1 0 0
III*	IOC Input Data Monitor	K K C C C C 1 1 1 1 0
IV	Executive Return	16 bit code assigned thru program

**Queued
**Definitions: PP—CPU NO. (0-2) FF—00—EXT. INT.
MMM—Memory Bank (0-17) 10—EXT. FCT.
CCCC—IOC Channel (0-17) 01—OUTPUT
KK—IOC NO. (0-3) 11—INPUT

MEMORY PROTECTION REGISTERS

Storage Protection Register (SPR)

20	19	18	17	16	15	0
----	----	----	----	----	----	---

I OR OW IA IR R
Displacement Value
Use Interrupt BBS Registers during Indirect Addressing*
Allow Indirect Addressing*
Allow Operand Writing*
Allow Operand Reading*
Allow Instruction Execution*
*Operation Allowed if Bit is Set

Segment Identification Register (SIR)

20	19	17	16	15	0
----	----	----	----	----	---

SIR_n 16 Bit Displacement
Base Register Designator

BREAKPOINT REGISTER

19	18	17	Comparison Address Bits	0
----	----	----	-------------------------	---

0 0 —Disabled
0 1 —Instruction address
1 0 —Operand address
1 1 —Instruction and operand addresses

CENTRAL PROCESSOR CONTROL MEMORY ADDRESS ASSIGNMENT

Address	Use	Bits
0-7	Accumulator (A) registers 0-7	32
10	Unassigned	19
11-17	Index (B) registers 1-7	19†
20-27	Base (S) registers 0-7**	18
30-57	Unassigned (not usable)	—
6x	Accumulator register**	20
7x	Active status register**	23

Address	Use	Bits
100-107	Accumulator (A) registers 0-7	32
110	CP monitor clock register	19*
111-117	Index (B) registers 1-7	19†
120-127	Base (S) registers 0-7	18
130-137	Unassigned (not usable)	—
140	ICW—Class I	—
141	DSW—Class I ASR storage	20
142	DSW—Class I interrupt status code	20
143	DSW—Class I P—storage	20
144	ICW—Class II	20
145	DSW—Class II ASR storage	20
146	DSW—Class II interrupt status code	20
147	DSW—Class II P—storage	20
150	ICW—Class III	20
151	DSW—Class III ASR storage	20
152	DSW—Class III interrupt status code	20
153	DSW—Class III P—storage	20
154	ICW—Class IV	20
155	DSW—Class IV ASR storage	20
156	DSW—Class IV interrupt status code	20
157	DSW—Class IV P—storage	20
160-167	Storage Protection Registers (SPR) 0-7	21
170-177	Segment Identification Registers (SIR) 0-7	21

*Clock is Low order 16 bits.
**Not Addressable in the Task Mode.
(Privileged instruction or will occur)
†Lower 16 bits used for index and arithmetic functions.
Upper three bits used only as a base-register designator.

ACTIVE STATUS REGISTER

Bit	Designator
22-20	Central Processor Identifier
19	State I
18	State II
17	State III
16	State IV
15	Upper—lower
14	Class I lockout
13	Class II lockout
12	Class III lockout
11	Base (s) register selector
10	Accumulator / B register selector
9	Memory lockout inhibit
8	Load base enable
7	Bootstrap mode
6-4	Programmable spare bits
3	Fixed point overflow indicator
2	0—Not equal 1—Equal
1	0—Less than 1—G.T. or equal
0	0—Within limits 1—Outside limits

Bits 9-11 1—Interrupt mode
0—Task mode

FLOATING POINT FORMAT (each word is one's complement)

Sign	Fill ±	14	0	±	30	0
------	--------	----	---	---	----	---

Characteristic (exponent) in A₃ or Y Mantissa in A₂₊₁ or Y+1

INSTRUCTION WORD FORMATS

Format I

31	26	25	23	22	20	19	17	16	15	13	12	0
----	----	----	----	----	----	----	----	----	----	----	----	---

f a k b i s y

Format II

31	26	25	23	22	20	19	17	16	15	13	12	0
----	----	----	----	----	----	----	----	----	----	----	----	---

f a f₂ b i s y

Format III

31	26	25	23	22	21	20	19	17	16	15	13	12	0
----	----	----	----	----	----	----	----	----	----	----	----	----	---

f a f₃ z b i s y

Format IV A

31	26	25	23	22	20	19	17	16
----	----	----	----	----	----	----	----	----

15 10 9 7 6 4 3 1 0

Format IV B

31	26	25	23	22	16
----	----	----	----	----	----

15 10 9 7 6 0

f a f₄ b i s y f a m

NORMAL INDIRECT ADDRESS WORD FORMAT

31	30	29	25	24	20	19	17	16	15	13	12	0
----	----	----	----	----	----	----	----	----	----	----	----	---

c w p b i s y

SPECIAL INDIRECT ADDRESS WORD FORMAT

31	30	29	28	20	19	17	16	15	0
----	----	----	----	----	----	----	----	----	---

c c₁ x b i i d

f—Function Code
f₂ f₃ f₄—Subfunction Codes
a—Accumulator Register
k—Operand Interpretation
b—Index Register
i—Indirect Bit

s—Base Register
w—Field Width
p—Bit Position
y—Operand Address
x—Not Used
d—16 Bit Displacement

c₁—Special Indirect Subfunction
0—Y=d+(S₅)
1—Y=d+(B₅)+(S₅) as specified by (B₅)=17
c—Addressing Designator
00—Indirect Special
10—Indirect Normal
01—Single Character
11—Sequential Character

Bit 26 Function
0 Shift by count 25–29
1 Shift by B₅ if 25–0
1 Shift by A₅ if 25–1
b is specified by bits 23–21

REPEAT CONDITIONS

a	Non-Compare Instructions
0	Terminate if A ≠ 0
1	Terminate if A = 0
2	Terminate if A > 0
3	Terminate if A < 0
4	Do not terminate
5	Terminate if (A) is even parity on write into memory
6	Terminate if (A) is odd parity on write into memory
7	Do not terminate

Compare Instructions

a	Compare Instructions
0	Terminate if CD set to ≠
1	Terminate if CD set to =
2	Terminate if CD set to >
3	Terminate if CD set to <
4	Terminate if CD set to ≥
5	Terminate if CD set to ≤
6	Terminate if CD set to outside limit
7	Terminate if CD set to within limit

FORMAT I INSTRUCTION k—FIELD INTERPRETATION

k	Memory to Arithmetic (Read)	Arithmetic to Memory (Store)
0	SE → (A) → A15-0 SE	Not Used
1	(Y15-0) → A15-0 SE	(A15-0) → Y15-0; Y31-16-Un
2	(Y31-16) → A15-0 SE	(A15-0) → Y31-16; Y15-0-Un
3	(Y31-0) → A31-0	(A31-0) → Y31-0
4	(Y7-0) → A7-0 ZE	(A7-0) → Y7-0; Y31-0-Un
5	(Y15-8) → A7-0 ZE	(A7-0) → Y15-8; Y31-16-Un
6	(Y23-16) → A7-0 ZE	(A7-0) → Y23-16; Y31-24-Un
7	(Y31-24) → A7-0 ZE	(A7-0) → Y31-24; Y23-0-Un

k—Field Interpretation for Replace Instructions:
Read Cycle—Same as memory to arithmetic.
Store Cycle—Same as arithmetic to memory. For Repeat, with b of repeat instruction not zero, Y will be modified by S and not S₅ for store cycle.

SE—Sign Extended; ZE—Zero Extended; Un—Unchanged

SYMBOL DEFINITIONS

CMR—Control Memory Register	UF—Ultra Format	Y—Operand (Y) (Whole word or partial word) or Y, depending on k
F—Format	(A) _n —Contents of A, bit n	CD—Logical product (AND)
CA—Character Addressable	R—Repeatable	—Logical sum (Inclusive OR)
R—Repeatable	DSW—Designator Storage Word	—Logical difference (Exclusive OR)