

CENTRAL PROCESSOR COMMANDS

| Code | Mnemonic | NAME | DESCRIPTION | F | CA | R | UF | Time μ S |
|-------|----------|------------------------------------|---|---|----|---|----|--------------|
| 00 | ILLEGAL | | | | | | | |
| 010 | OR | Inclusive OR (Selective Set A) | $(Y) \oplus (A_3) \rightarrow A_3$ | Y | | Y | 2 | 1.5 |
| 011 | SC | Selective Clear A | $(Y) \rightarrow \bar{Y}$ | Y | | Y | 2 | 1.5 |
| 012 | MS | Selective Substitute | $(Y) \rightarrow (A_3) \oplus 1$ for all $(A_3)_i = 1$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 1.5 |
| 013 | XOR | Exclusive OR (Sel. Comp. A) | $(Y) \oplus (A_3) \rightarrow (A_3)$; $(A_3)_i = 1 \rightarrow (A_3)_i = 0$ | Y | | Y | 2 | 1.5 |
| 014 | ALP | Add Logical Product | $(A_3 + 1) + (Y) \rightarrow (A_3 + 1)$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 1.5 |
| 015 | LPL | Load Logical Product | $(Y) \rightarrow (A_3)$ | Y | | Y | 2 | 1.5 |
| 016 | NLP | Subtract Logical Product | $(A_3 + 1) - (Y) \rightarrow (A_3 + 1)$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 1.5 |
| 017 | LNP | Load Logical Product Next | $(Y) \rightarrow (A_3) \rightarrow A_3 + 1$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 1.5 |
| 020 | CTN | Count Ones | No. of Bits Set in $(Y) \rightarrow A_3$ | Y | | Y | 2 | 7.51 |
| 021 | ILLEGAL | | | | | | | |
| 022 | XR | Execute Remote | $(Y) \rightarrow \bar{Y}$; Execute $(Y)_i$ only of two half words. | N | N | N | 8 | 1.5 |
| 023 | XRL | Execute Remote Lower | $(Y)_1 \rightarrow \bar{Y}_1$ | N | N | N | 8 | 1.5 |
| 024 | SLP | Store Logical Product | $(A_3 + 1) \rightarrow (A_3) \rightarrow Y$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 1.5 |
| 025 | SSUM | Store Sum | $(A_3) \rightarrow (A_3 + 1) \rightarrow A_3 + 1$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 1.5 |
| 026 | SDIF | Store Difference | $(A_3 + 1) - (A_3) \rightarrow A_3 + 1$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 1.5 |
| 027 | DS | Double Store A | $(A_3 + 1) \rightarrow A_3 + 1$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 1.5 |
| 030 | ROR | Rotate Inclusive OR | $(Y) \rightarrow (A_3) \rightarrow A_3 + 1$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 2.5 |
| 031 | RSC | Replace Selective Clear | $(Y) \rightarrow (A_3) \rightarrow Y$ | Y | | Y | 2 | 2.5 |
| 032 | RMS | Replace Selective Substitute | $(Y) \rightarrow (A_3) \rightarrow Y$ | Y | | Y | 2 | 2.5 |
| 033 | RXP | Replace Exclusive OR | $(Y) \oplus (A_3) \rightarrow A_3$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 2.5 |
| 034 | RALP | Replace A + Logical Product | $(A_3 + 1) + (Y) \rightarrow (A_3 + 1)$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 2.5 |
| 035 | RPL | Replace Logical Product | $(Y) \rightarrow (A_3) \rightarrow A_3 + 1$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 2.5 |
| 036 | RNL | Replace A - Logical Product | $(A_3 + 1) - (Y) \rightarrow (A_3 + 1)$; $(A_3)_i = (A_3)_i$ | Y | | Y | 2 | 2.5 |
| 037 | TSF | Test and Set Flag | If $(Y)_{31} = 1$, CD Set UNEQUAL. This instruction cannot use indirect addressing. | N | N | Y | 8 | 2.5 |
| 04 X | ILLEGAL | | | | | | | |
| 05011 | DL | Double Load A | $(Y + 1) \rightarrow A_3 + 1$; A_3 | N | N | N | 2 | 3.0 |
| 05111 | DA | Double Add A | $(A_3 + 1) \rightarrow A_3 + 1$; $(Y + 1) \rightarrow A_3 + 1$; A_3 | N | N | N | 2 | 3.0 |
| 05211 | DAN | Double Subtract A | $(A_3 + 1) \rightarrow A_3 + 1$; $(Y + 1) \rightarrow A_3 + 1$; A_3 | N | N | N | 2 | 3.0 |
| 06311 | DC | Double Compare | Compare $(A_3 + 1)$, A_3 to $(Y + 1)$, Y . Set CD | N | N | N | 2 | 3.0 |
| 064 | LBMP | Load Base and Memory Protection | If $(Y)_{31} = 0$, CD Set UNEQUAL. If $(Y)_{31} = 1$, CD Set UNEQUAL. This instruction cannot use indirect addressing. | N | N | N | 2 | 5.75 |
| 065 | ILLEGAL | | | | | | | |
| 066 | ILLEGAL | | | | | | | |
| 067 | ILLEGAL | | | | | | | |
| 06011 | FA | Floating-point Add | Shift $(A_3 + 1)$ or $(Y + 1)$ Right such that $(A_3) = (Y)$ | N | N | N | 2 | 6.251 |
| 06111 | FAN | Floating-point Subtract | Shift $(A_3 + 1)$ or $(Y + 1)$ Right such that $(A_3) = (Y)$ | N | N | N | 2 | 6.251 |
| 06211 | FM | Floating-point Multiply | Shift $(A_3 + 1)$ or $(Y + 1)$ Right such that $(A_3) = (Y)$ | N | N | N | 2 | 10.01 |
| 06311 | FD | Floating-point Divide | Shift $(A_3 + 1)$ or $(Y + 1)$ Right such that $(A_3) = (Y)$ | N | N | N | 2 | 17.01 |
| 06411 | FAR | Floating-point Add with Round | Same as FA with $(A_3 + 1)$ rounded | N | N | N | 2 | 6.251 |
| 06511 | FANR | Floating-point Subtract with Round | Same as FAN with $(A_3 + 1)$ rounded | N | N | N | 2 | 6.251 |
| 06611 | FMR | Floating-point Multiply with Round | Same as FM with $(A_3 + 1)$ rounded | N | N | N | 2 | 10.01 |
| 06711 | FDR | Floating-point Divide with Round | Same as FD with $(A_3 + 1)$ rounded | N | N | N | 2 | 17.01 |
| 0700 | XES | Enter Executive State | $sy + (B_3) \rightarrow CMR$ 156; Enter Class I/Executive | N | N | N | 11 | 4.0 |
| 0700* | IPI | Interprocessor Interrupt | Send Class II interrupt to processors n (0-7) If bit n of $sy + (B_3) = 1$, Prevent self-interrupt. If $sy + (B_3)$ bit 15 = 1. | N | N | N | 11 | 4.0 |
| 071* | AEI | Allow Enable Interrupt | Allow Monitor interrupts from IOC on Channels n; IF bit n of $sy + (B_3) = 1$. | N | N | N | 6 | 2.0 |
| 072* | PEI | Prevent Enable Interrupt | Prevent Monitor interrupts from IOC on Channels n; IF bit n of $sy + (B_3) = 1$. | N | N | N | 6 | 2.0 |
| 073* | LIM | Load IOC Monitor Clock | $sy + (B_3) \rightarrow IOC$ MON CLK | N | N | N | 6 | 3.0 |
| 074* | IO | Initiate IOC at address Y | Initiate IOC at address Y. | N | N | N | 3 | 5.0 |
| 075* | IR | Interrupt Return | Return from highest State Specified by ASB 19-16. | N | N | N | 3 | 3.0 |
| 076 | RP | Repeat | Repeat N (1-7) Times; sy sign extended of Repeat added to B_7 of N.I. after each cycle. See Repeat Conditions. Illegal if in N.I., $i = 1$ and $c = 00$. | N | N | N | 6 | 1.5 |
| 077 | ILLEGAL | | | | | | | |
| 10 | LA | Load A | $Y \rightarrow A_3$ | Y | | Y | 1 | 1.5 |
| 1111 | LXB | Load A and Index B | $Y \rightarrow A_3$; $(B_3 + 1) \rightarrow B_3$. Illegal if $i = 1$ and $cc = 00$. | Y | | Y | 1 | 1.5 |
| 12 | LDIF | Load Difference | $(A_3) \rightarrow (A_3) \oplus 1$; $(A_3)_i = (A_3)_i$ | Y | | Y | 1 | 1.5 |
| 13 | ANA | Subtract A | $(A_3) \rightarrow A_3 - A_3$ | Y | | Y | 1 | 1.5 |
| 14 | AA | Add A | $(A_3) \rightarrow A_3 + A_3$ | Y | | Y | 1 | 1.5 |
| 15 | LSUM | Load Sum | $(A_3) \rightarrow A_3 + A_3 + 1$; $(A_3)_i = (A_3)_i$ | Y | | Y | 1 | 1.5 |
| 16 | LNA | Load Negative | $Y \rightarrow A_3$ | Y | | Y | 1 | 1.5 |
| 17 | LM | Load Magnitude | $Y \rightarrow A_3$ | Y | | Y | 1 | 1.5 |
| 20 | LB | Load B | $Y \rightarrow B_3$ | Y | | Y | 1 | 2.0 |
| 21 | AB | Add B | $(B_3) \rightarrow B_3 + B_3$; B_3 zero extended | Y | | Y | 1 | 2.0 |
| 22 | ANB | Subtract B | $(B_3) \rightarrow B_3 - B_3$; B_3 zero extended | Y | | Y | 1 | 2.0 |
| 23 | SB | Store B | $(B_3) \rightarrow Y$ | Y | | Y | 1 | 1.5 |
| 24 | SA | Store A | $(A_3) \rightarrow Y$ | Y | | Y | 1 | 1.5 |
| 2511 | SXB | Store A and Index B | $(A_3) \rightarrow Y$; $(B_3 + 1) \rightarrow B_3$. Illegal if $i = 1$ and $cc = 00$. | Y | | Y | 1 | 1.5 |
| 26 | SNA | Store Negative | $(A_3) \rightarrow Y$ | Y | | Y | 1 | 1.5 |
| 27 | SM | Store Magnitude | $(A_3) \rightarrow Y$ | Y | | Y | 1 | 1.5 |
| 30 | ILLEGAL | | | | | | | |

*Privileged **CPU=IOC Instr. -Privileged ***Privileged when $ak = 2X, 6X, \text{ or } 7X$ or Repeated.
 †Execution time independent of overlap operation ††Privileged if $i = 1$ and $(SPR)_i$ bit 16 = 1.
 †††Times shown assume 1.5 μ s memory with operands not in same bank as instructions (overlapped).

| Code | Mnemonic | NAME | DESCRIPTION | F | CA | R | UF | Time μ S |
|---------|----------|--------------------------------|--|-----|----|---|-----|--------------|
| 31 | ILLEGAL | | | | | | | |
| 32 | BZ | Clear Bit | $0 \rightarrow Y_{ak}$ | I | N | Y | 3 | 2.5 |
| 33 | BS | Set Bit | $1 \rightarrow Y_{ak}$ | I | N | Y | 3 | 2.5 |
| 34 | RA | Replace Add | $(A_3) \rightarrow Y \rightarrow A_3 + 1$; $(A_3)_i = (A_3)_i$ | I | Y | Y | 1 | 2.5 |
| 35 | RI | Replace Increment | $Y \rightarrow Y + 1$; $A_3 \& Y$ | I | Y | Y | 1 | 2.5 |
| 36 | RAN | Replace Subtract | $Y \rightarrow (A_3) \rightarrow A_3 + 1$; $(A_3)_i = (A_3)_i$ | I | Y | Y | 1 | 2.5 |
| 37 | RD | Replace Decrement | $Y \rightarrow Y - 1$; $A_3 \& Y$ | I | Y | Y | 1 | 2.5 |
| 40 | M | Multiply | $(A_3) \times Y \rightarrow A_3 + 1$; A_3 | I | Y | Y | 1 | 7.51 |
| 41 | D | Divide A | $(A_3 + 1) \rightarrow A_3 - Y \rightarrow A_3$; remainder $\rightarrow A_3 + 1$ | I | Y | Y | 1 | 14.51 |
| 42 | BC | Compare Bit to Zero | If $(Y)_{ak} = 0$, CD Set EQUAL If $(Y)_{ak} = 1$, CD Set UNEQUAL Bit 25 is ignored | I | N | Y | 3 | 1.5 |
| 43 | CXI | Compare Index Increment | If $(B_3) \geq Y$, CD Set OUTSIDE, $0 \rightarrow B_3$ If $(B_3) < Y$, CD Set WITHIN, $(B_3) + 1 \rightarrow B_3$ | I | Y | N | 1 | 2.0 |
| 44 | C | Compare | Compare (A_3) to Y ; Set the CD If $(A_3) \geq Y$, CD Set WITHIN If $(A_3) < Y$, CD Set OUTSIDE | I | Y | Y | 1 | 1.5 |
| 45 | CL | Compare Limits | If $(A_3) \geq Y$, CD Set WITHIN If $(A_3) < Y$, CD Set OUTSIDE | I | Y | Y | 1 | 1.5 |
| 46 | CM | Compare Masked | Compare (A_3) to (A_3) ; Set the CD If $(A_3) \geq Y$, CD Set WITHIN If $(A_3) < Y$, CD Set OUTSIDE | I | Y | Y | 1 | 1.5 |
| 47 | CG | Compare Gated | Compare (A_3) to (A_3) ; Set the CD If $(A_3) \geq Y$, CD Set WITHIN If $(A_3) < Y$, CD Set OUTSIDE | I | Y | Y | 1 | 1.5 |
| 500 | JEP | Jump on Even Parity | If $(A_3 + 1) \oplus (A_3)$ is Even Parity, jump to Y | III | N | N | 2 | 0 |
| 501 | JOP | Jump on Odd Parity | If $(A_3 + 1) \oplus (A_3)$ is Odd Parity, jump to Y | III | N | N | 2 | 0 |
| 502 | DJZ | Jump Double Precision Zero | If $(A_3 + 1) \oplus (A_3) = 0$, jump to Y | III | N | N | 2 | 0 |
| 503 | DJNZ | Jump Double Precision Not Zero | If $(A_3 + 1) \oplus (A_3) \neq 0$, jump to Y | III | N | N | 2 | 0 |
| 510 | JP | Jump A Positive | If $(A_3) \geq 0$, jump to Y | III | N | N | 1 | 1.5 |
| 511 | JN | Jump A Negative | If $(A_3) < 0$, jump to Y | III | N | N | 1 | 1.5 |
| 512 | JZ | Jump A Zero | If $(A_3) = 0$, jump to Y | III | N | N | 1 | 1.5 |
| 513 | JNZ | Jump A Not Zero | If $(A_3) \neq 0$, jump to Y | III | N | N | 1 | 1.5 |
| 520 | LBJ | Load B and Jump | $(P) \rightarrow B_3$, jump to Y | III | N | N | 1 | 1.8 |
| 521 | JBNZ | Index Jump B | If $(A_3) \geq 0$, then $(B_3) - 1 \rightarrow B_3$, jump to Y | III | N | N | 1 | 1.8 |
| 522 | JS | Jump $sy + B$ | Jump to $sy + B$ | III | N | N | 13 | 1.5 |
| 523 | JL | Jump to the Lower of Y | Jump to the Lower of Y | III | N | N | 12 | 1.5 |
| 530 a-0 | JNF | Jump on No Overflow | If 0 is Set, Jump to Y; Clear 0 | III | N | N | 12 | 1.5 |
| 531 a-1 | JOF | Jump on Overflow | If 0 is Set, Jump to Y; Clear 0 | III | N | N | 12 | 1.5 |
| 531 a-2 | JNE | Jump on Not Equal | If 0 is Set, Jump to Y; Clear 0 | III | N | N | 12 | 1.5 |
| 531 a-3 | JOE | Jump on Equal | If 0 is Set, Jump to Y; Clear 0 | III | N | N | 12 | 1.5 |
| 531 a-4 | JG | Jump on Greater Than | If 0 is Set, Jump to Y; Clear 0 | III | N | N | 12 | 1.5 |
| 531 a-5 | JGE | Jump on Greater Than or Equal | If 0 is Set, Jump to Y; Clear 0 | III | N | N | 12 | 1.5 |
| 531 a-6 | JLT | Jump on Less Than | If 0 is Set, Jump to Y; Clear 0 | III | N | N | 12 | 1.5 |
| 531 a-7 | JLE | Jump on Less Than or Equal | If 0 is Set, Jump to Y; Clear 0 | III | N | N | 12 | 1.5 |
| 531 a-8 | JNW | Jump Outside Limits | If 0 is Set, Jump to Y; Clear 0 | III | N | N | 12 | 1.5 |
| 531 a-9 | JW | Jump Within Limits | If 0 is Set, Jump to Y; Clear 0 | III | N | N | 12 | 1.5 |
| 532 | RJ | Return Jump $a = 0$ | If switch a is Set, $(P) \rightarrow Y + 1$ | III | N | N | 1 | 3.0 |
| 532 | RJC | Return Jump $a = 1, 2, 3$ | If switch a is Set, $(P) \rightarrow Y + 1$; jump to $Y + 1$; otherwise N.I. | III | N | N | 1 | 3.0 |
| 532* | RJSC | Return Jump $a = 4, 5, 6, 7$ | If switch a is Set, $(P) \rightarrow Y + 1$; jump to $Y + 1$ + restart | III | N | N | 1 | 3.75 |
| 533 | J | Manual Jump $a = 0$ | Jump to Y | III | N | N | 12 | 1.5 |
| 533 | JC | Manual Jump $a = 1, 2, 3$ | If switch a is Set, jump to Y; otherwise N.I. | III | N | N | 1 | 1.5 |
| 533* | JSC | Manual Jump $a = 4, 5, 6, 7$ | If switch a is Set, Stop; Jump to Y at restart | III | N | N | 1 | 2.25 |
| 54* | LCT | Load CMR Task | $(Y) \rightarrow CMR_{ak}$ | I | Y | 3 | 1.5 | |
| 55* | LCL | Load CMR Interrupt | $(Y) \rightarrow CMR_{ak} + 100$ | I | Y | 3 | 1.5 | |
| 56* | SCT | Store CMR Task | $(CMR_{ak}) \rightarrow Y$ | I | Y | 3 | 1.5 | |
| 57* | SCI | Store CMR Interrupt | $(CMR_{ak} + 100) \rightarrow Y$ | I | Y | 3 | 1.5 | |
| 60* | HSC | Store CMR in A | $(CMR_{ak}) \rightarrow A_3$ | I | N | Y | 1 | 1.5 |
| 60* | HSCI | Store CMR in A | $(CMR_{ak} + 100) \rightarrow A_3$ | I | N | Y | 1 | 1.5 |
| 61* | HLC | Load CMR in A | $(A_3) \rightarrow CMR_{ak}$ | I | N | Y | 1 | 1.5 |
| 61* | HLCI | Load CMR in A | $(A_3) \rightarrow CMR_{ak} + 100$ | I | N | Y | 1 | 1.5 |
| 62 | HLC | Shift Left Circularly | $(A_3) \rightarrow (A_3) \ll 1$; $(A_3)_i = (A_3)_i$ | I | N | Y | | |

| INTERRUPT STATUS CODES (in descending priority) | | | |
|--|--------------------------------------|--|--|
| Class | INTERRUPT | Status Code Bits** | Action Taken |
| I* | Power Tolerance (never locked out) | 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 1 1 1 1 | (ASR)→CMR141 ISC→CMR142 (PI)→CMR143 (CMR140)→P Set ASR bits 19, 14 & 7. Clear bits 6, 0. Bit 7 is unchanged. |
| I | CP—Operand Memory Resume✓ | 0 0 M M M M 0 0 0 0 | (ASR)→CMR141 |
| I | CP—IOC Command Resume✓ | K K 0 0 0 0 0 0 0 1 | ISC→CMR142 |
| I | CP—Instruction Memory Resume✓ | 0 0 M M M M 0 0 1 0 | (PI)→CMR143 |
| I | CP—IOC Interrupt Code Resume✓ | K K 0 0 0 0 0 0 1 1 | NDRO Address 000g→P |
| I* | IOC Memory Resume | K K M M M M 1 0 1 1 | Set ASR bits 19, 14 & 7. |
| I* | Intercomputer Timeout | K K C C C C 1 0 1 1 | Clear bits 6, 0. |
| II* | Interprocessor Interrupt | 0 0 0 0 0 | (ASR)→CMR145 |
| II | Floating Point Error✓ | 0 0 0 1 | ISC→CMR146 |
| II | CP Illegal Instruction Error✓†† | 0 0 0 1 | (PI)→CMR147 |
| II | Privileged Instruction Error✓†† | 0 0 1 1 | (CMR144)→P |
| II | Not Assigned | 0 1 0 0 | Set ASR bits 18. |
| II | Operand Breakpoint Match✓† | 0 1 0 1 | 13.8. Clear bits |
| II | Operand Read or Indirect Addressing✓ | 0 1 1 0 | 6.0. ASR bit 7 |
| II | Not Assigned | 0 1 1 1 | set only if performing AUTO REC. |
| II | Not Assigned | 1 0 0 0 | Otherwise bit 7 |
| II | Operand Write✓ | 1 0 0 1 | is unchanged. |
| II | Operand Limit✓ | 1 0 1 0 | |
| II | Instruction Breakpoint Match✓† | 1 0 1 1 | |
| II | Not Assigned | 1 1 0 0 | |
| II | Instruction Execute✓†† | 1 1 0 1 | |
| II | Instruction Limit✓ | 1 1 1 0 | |
| II* | CP Monitor Clock | 1 1 1 1 | |
| III* | IOC Illegal CAR Instruction | K K 0 0 P P 0 0 0 0 | (ASR)→CMR151 |
| III* | IOC Illegal Chain Instruction | K K C C C C 0 1 F F | ISC→CMR152 |
| III* | IOC CP Interrupt | K K 0 0 0 1 0 1 1 1 | (PI)→CMR153 |
| III* | IOC Monitor Clock | K K 0 0 0 0 1 0 1 0 | (CMR150)→P |
| III* | IOC External Interrupt Monitor | K K C C C C 1 1 0 0 | Set ASR bits 17, 12 & 8. |
| III* | IOC External Function Monitor | K K C C C C 1 1 0 1 | Clear bits 6, 0. |
| III* | IOC Output Data Monitor | K K C C C C 1 1 1 0 | Bit 7 is unchanged. |
| III* | IOC Input Data Monitor | K K C C C C 1 1 1 1 | |
| IV | Executive Return | ISC = sy + (B ₁₅)Z.E. 16 bit ISC assigned thru software. | (ASR)→CMR155 ISC→CMR156 (PI)→CMR157 (CMR154)→P Set ASR bits 16, 11 & 8. Clear bits 6, 0. Bit 7 is unchanged. |

* Queued

** Definitions: PP—CPU NO. (0-2) FF—00—EXT. INT.
MMMM—Memory Bank (0-17) 01—EXT. FCT.
CCCC—IOC Channel (0-17) 10—OUTPUT
KK—IOC NO. (0-3) 11—INPUT

† If in Interrupt Mode and AUTO REC switch selected, then jump to NDRO address:
01 if bootstrap 0 selected
02 if bootstrap 1 selected
03 if bootstrap 2 selected

† Maintenance Console Breakpoint Program/Manual switch must be in the PROGRAM position.

† Stored P value is the address of the instruction causing the interrupt. (Exception - If the processor is executing an instruction while in the repeat mode, the stored P value will be the address of the repeat instruction.)

†† Fault conditions which illuminate program fault light.
For all Class IV, Class III and Class I or II not denoted above, the Stored P value is the address of the next instruction in the interrupted program. (Exception - If the processor is executing an instruction while in the repeat mode, the stored P value will be the address of the repeat instruction.)

FIXED POINT OVERFLOW CONDITIONS

- Addition: Minuend and subtrahend have like signs and the sum has a different sign.
- Subtraction: Minuend and subtrahend have different signs and the difference has a sign different from the minuend.
- Division: Attempt to divide by zero or if the magnitude of divisor times 2³¹ is less than the magnitude of the dividend.
- Square Root: Attempt to take square root of a negative number or a number greater than or equal to 2⁶².

INDIRECT ADDRESSING FORMATS

| NORMAL (IWI) Y = y + (B ₁₅) + (S ₁₅) | | | | | | | | | | | | | |
|--|----|----|---------------------------------|----|--|----|----|---------------------------------|----|----------------------|----|---|--|
| 31 | 30 | 29 | 20 19 17 16 15 | | | | 13 | 12 | 0 | | | | |
| C = 10 | | | Not Used | | Base Register Designator (s) | | | Relative Address (y) | | 0 | | | |
| | | | | | Index Register Designator (b) | | | | | | | | |
| SPECIAL BASE (IWS) Y = sy + (S ₁₅) | | | | | | | | | | | | | |
| 31 | 30 | 29 | 28 | 20 | 19 | 17 | 16 | 15 | 0 | | | | |
| C = 00 | | | C ₁ = 0 | | 16-bit Relative Address (sy) | | | Index Register Designator (i) | | 0 | | | |
| | | | | | Base Register Designator (s) | | | | | | | | |
| SPECIAL INDEX (IWB) Y = sy + (B ₁₅)15 - 0 + (S ₁₅)(19 - 17) ¹ | | | | | | | | | | | | | |
| 31 | 30 | 29 | 28 | 20 | 19 | 17 | 16 | 15 | 0 | | | | |
| C = 00 | | | C ₁ = 1 | | 16-bit Relative Address (sy) | | | Index Register Designator (i) | | 0 | | | |
| | | | | | Index Register Designator (b) | | | | | | | | |
| CHARACTER (IWC) Y = y + (B ₁₅) + (S ₁₅) | | | | | | | | | | | | | |
| 31 | 30 | 29 | 25 | 24 | 20 | 19 | 17 | 16 | 15 | 13 | 12 | 0 | |
| C = 01 | | | Character Length Designator (w) | | Bit Position Designator (p) Specifies the LSB of character | | | Base Register Designator (s) | | Relative Address (y) | | 0 | |
| | | | | | | | | Index Register Designator (i) | | | | | |
| | | | | | | | | Index Register Designator (b) | | | | | |
| | | | | | | | | Character Length Designator (w) | | | | | |
| CHARACTER INCREMENT (IWCi) Y = y + (B ₁₅) + (S ₁₅) Each reference: (p) - (w) - p. If (p) - (w) < 0, then 32 - (w) - p and y + 1 - y. | | | | | | | | | | | | | |
| 31 | 30 | 29 | 25 | 24 | 20 | 19 | 17 | 16 | 15 | 13 | 12 | 0 | |
| C = 11 | | | Character Length Designator (w) | | Bit Position Designator (p) Specifies LSB of character | | | Base Register Designator (s) | | Relative Address (y) | | 0 | |
| | | | | | | | | Index Register Designator (i) | | | | | |
| | | | | | | | | Index Register Designator (b) | | | | | |
| | | | | | | | | Character Length Designator (w) | | | | | |

INDIRECT WORD ADDRESS GENERATION

| If Bits 31, 30 & 29 Equal | and i Equals | Designators in current indirect control word used as follows: |
|---------------------------------|--------------------|--|
| 000 (IWS) 001 (IWB) | 1 | The next indirect word address Y = sy + (S ₁₅) The next indirect word address Y = sy + (B ₁₅) + (S) as designated by (B ₁₅) ₁₉₋₁₇ |
| 000 (IWS) 001 (IWB) | 0 | The operand* address Y = sy + (S ₁₅) The operand* address Y = sy + (B ₁₅) + (S) as designated by (B ₁₅) ₁₉₋₁₇ |
| 10X (IW) | 1 | The next indirect word address is Y = y + (B ₁₅) + (S ₁₅) |
| 01X (IWC) | 1 | The next indirect word address is Y = y + (B ₁₅) + (S ₁₅) |
| 10X (IW) | 0 | The operand* address Y = y + (B ₁₅) + (S ₁₅) |
| 01X (IWC) | 0 | The address of the single character operand defined by w and p is Y = y + (B ₁₅) + (S ₁₅) |
| 11X (IWC) | 0 | The address of the sequential character operand defined by w and p is Y = y + (B ₁₅) + (S ₁₅) Then if p - w ≥ 0, p - w → p and y → y If p - w < 0, 32 - w → p and y + 1 → y The updated indirect control word is stored back into main memory for the next execution. |

* The operand is defined by the function code and in Format I instructions the k designator.

OPERAND INTERPRETATIONS FOR JUMP INSTRUCTIONS (FORMAT III)

k is not used
When i = 0 the jump address Y = y + (B₁₅) + (S₁₅)
When i = 1 the indirect control address Y = y + (B₁₅) + (S₁₅)

Indirect addressing continues through all indirect control words until i = 0 is encountered. Depending on the c-field in the indirect control word the jump address will be Y = y + (B₁₅) + (S₁₅), Y = sy + (S₁₅) or Y = sy + (B₁₅)15 - 0 + (S) as specified by (B₁₅)₁₉₋₁₇ as designated by those respective fields in the indirect control word. A request for character addressing in the indirect control word for a Format III instruction is not allowed. These are jump instructions.

Note: Any jump instruction with i = 1 and (SPR)₁₅ bit 16 = 1 is privileged.

REPEAT CONDITIONS (X For Usable)*

| Repeated Instruction | a Field of Repeat Inst. | | | | | | | Terminate on | Repeated Instruction | a Field of Repeated Inst. | | | | | | | Terminate on |
|----------------------|-------------------------|---|---|---|---|---|---|-------------------|----------------------|---------------------------|---|---|---|---|---|---|----------------|
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | | | 7 | 0 | 1 | 2 | 3 | 4 | 5 | |
| 010 | X | X | X | X | X | X | X | A ₉ | 17 | X | X | X | X | X | X | X | A ₉ |
| 011 | X | X | X | X | X | X | X | A ₉ | 20 | X | X | X | X | X | X | X | A ₉ |
| 012 | X | X | X | X | X | X | X | A ₉ +1 | 21 | X | X | X | X | X | X | X | A ₉ |
| 013 | X | X | X | X | X | X | X | A ₉ +1 | 22 | X | X | X | X | X | X | X | A ₉ |
| 014 | X | X | X | X | X | X | X | A ₉ +1 | 23 | X | X | X | X | X | X | X | A ₉ |
| 015 | X | X | X | X | X | X | X | A ₉ | 24 | X | X | X | X | X | X | X | A ₉ |
| 016 | X | X | X | X | X | X | X | A ₉ +1 | 26 | X | X | X | X | X | X | X | A ₉ |
| 017 | X | X | X | X | X | X | X | A ₉ +1 | 27 | X | X | X | X | X | X | X | A ₉ |
| 020 | X | X | X | X | X | X | X | A ₉ | 323 | X | X | X | X | X | X | X | A ₉ |
| 024 | X | X | X | X | X | X | X | OP** | 331 | X | X | X | X | X | X | X | A ₉ |
| 025 | X | X | X | X | X | X | X | A ₉ +1 | 341 | X | X | X | X | X | X | X | A ₉ |
| 026 | X | X | X | X | X | X | X | A ₉ +1 | 351 | X | X | X | X | X | X | X | A ₉ |
| 0304 | X | X | X | X | X | X | X | A ₉ | 355 | X | X | X | X | X | X | X | A ₉ |
| 0311 | X | X | X | X | X | X | X | A ₉ | 371 | X | X | X | X | X | X | X | A ₉ |
| 0321 | X | X | X | X | X | X | X | A ₉ +1 | 40 | X | X | X | X | X | X | X | A ₉ |
| 0331 | X | X | X | X | X | X | X | A ₉ | 41 | X | X | X | X | X | X | X | A ₉ |
| 0344 | X | X | X | X | X | X | X | A ₉ +1 | 42 | X | X | X | X | X | X | X | A ₉ |
| 0351 | X | X | X | X | X | X | X | A ₉ +1 | 44 | X | X | X | X | X | X | X | A ₉ |
| 0361 | X | X | X | X | X | X | X | A ₉ +1 | 45 | X | X | X | X | X | X | X | A ₉ |
| 0371 | X | X | X | X | X | X | X | CD | 46 | X | X | X | X | X | X | X | A ₉ |
| 10 | X | X | X | X | X | X | X | A ₉ | 47 | X | X | X | X | X | X | X | A ₉ |
| 12 | X | X | X | X | X | X | X | A ₉ +1 | 541 | X | X | X | X | X | X | X | A ₉ |
| 13 | X | X | X | X | X | X | X | A ₉ | 551 | X | X | X | X | X | X | X | A ₉ |
| 14 | X | X | X | X | X | X | X | A ₉ | 561 | X | X | X | X | X | X | X | A ₉ |
| 15 | X | X | X | X | X | X | X | A ₉ +1 | 571 | X | X | X | X | X | X | X | A ₉ |
| 16 | X | X | X | X | X | X | X | A ₉ | 571 | X | X | X | X | X | X | X | A ₉ |

* Unpredictable operation will occur for unusable conditions.

** OP is the 32-bit result of the execution.

† In the repeat mode, ak + 1 → ak for each execution. These instructions are not interruptible in the repeat mode. These instructions are privileged if repeat is attempted in the Task mode (Privileged Instruction Error).

‡ For replace class instructions, use S6 on store cycle; if in repeat instruction, b ≠ 0.

Note: Any repeated instruction with i = 1 and (SPR)₁₅ bit 16 = 1 is privileged.

†† B7 = B skip next instruction.

At termination, sy sign extended will have been added to (B₁₅).

REPEAT TERMINATE CONDITIONS

| a | Non-Compare Instructions | a | Compare Instructions |
|---|--|---|--------------------------------------|
| 0 | Terminate if A = 0 | 1 | Terminate if CD set to ≠ |
| 1 | Terminate if A > 0 | 2 | Terminate if CD set to = |
| 2 | Terminate if A > 0 | 3 | Terminate if CD set to > |
| 3 | Terminate if A < 0 | 4 | Terminate if CD set to < |
| 4 | Do not terminate | 5 | Terminate if CD set to < |
| 5 | Terminate if (A) is even parity on write into memory | 6 | Terminate if CD set to outside limit |
| 6 | Terminate if (A) is odd parity on write into memory | 7 | Terminate if CD set to within limit |
| 7 | Do not terminate | | |

ROUNDING OF FLOATING POINT RESULTS

Mantissa rounding is performed (A₉ + 1) according to the status of the intermediate double-length result in the arithmetic section for add, subtract and multiply; and according to the value of the remainder in divide operations. The final sum or difference mantissa in (A₉ + 1) is rounded as follows:

- If bit 31 of the 64 bit intermediate sum or difference equals 1 and (A₉ + 1) are positive, 1 is added to (A₉ + 1).
- If bit 31 of the 64 bit intermediate sum or difference equals 0 and (A₉ + 1) are negative, 1 is subtracted from (A₉ + 1).
- If not 1 or 2 above, (A₉ + 1) are not changed.
- If overflow results in 1 or 2 above (A₉ + 1) are shifted right one place, 1 is added to the characteristic exponent in A₉ and the mantissa sign bit in A₉ + 1 is restored.

Rounding of a product mantissa is done before final sign correction.

1 is added to (A₉ + 1) if bit 31 of the 64 bit intermediate product equals 1; otherwise (A₉ + 1) are not changed.

Rounding of a quotient mantissa is done before final sign correction.

- If the remainder is equal to or greater than one-half the divisor and there is no overflow, 1 is added to (A₉ + 1).
- If bit 31 of the quotient in A₉ + 1 equals 1, (A₉ + 1) are shifted right one place, (A₉ + 1) before shifting, 1 is added to the shifted (A₉ + 1) and 1 is added to the characteristic exponent in A₉.

PROGRAMMER NOTES

USE A PENCIL FOR ENTRIES AND CHANGES MAY BE MADE WITH AN ERASER.

| IOC BUFFERED REQUEST PRIORITY | | |
|-------------------------------|--|---|
| REQUEST PRIORITY | REQUEST TITLE | ACTION WHEN PROCESSED |
| Channel dependent | Buffer request (includes EI, EF, outputs and input) | Performs transfer based on buffer request priority first by channel (17 highest, 0 lowest) then as specified below. |
| 1a | External interrupt request (occurs when an external device sets the external interrupt request line) | Performs a one word external interrupt word transfer using the control memory word at CMR address for channel. |
| 1b | External function request (occurs when an external device sets the external function request line) | Performs a one word external function code word transfer using the control memory word at CMR address for channel. |
| 1c | Output data request (occurs when an external device sets the output data request line) | Performs a one word output data word transfer using the control memory word at CMR address for channel. |
| 1d | Input data request (occurs when an external device sets the input data request line) | Performs a one word input data word transfer using the control memory word at CMR address for channel. |

| IOC REQUEST (NONBUFFERED) PRIORITY | | |
|------------------------------------|---|---|
| PRIORITY REQUEST | REQUEST TITLE | ACTION WHEN PROCESSED |
| 1 | Intercomputer Terminate Sequence | Performs the termination functions when an intercomputer channel terminates. |
| 2 | Clock Request | Decrement the IOC monitor clock by 1 and increment the real-time clock by 1. |
| 3 | Central Processor Instruction for IOC and Interrupt Status Code Requests. | Performs the function as commanded according to priority below. |
| 3a | CP No. 0 Request* | |
| 3b | CP No. 1 Request* | |
| 3c | CP No. 2 Request* | |
| 4 | Central Processor Command Address Request | |
| 4a | CP No. 0 Request | * The numbers 1 & 2 are IOC port numbers and not necessarily the same as CPU I.D. |
| 4b | CP No. 1 Request | |
| 4c | CP No. 2 Request | |
| 5 | Chain Commands (Note 1) (channel associated) | Performs the function as commanded according to normal channel priority. |

Note 1: For buffer terminations with the chain bit (IOCM 35) set, normal priority is bypassed and the next sequential command in that chain is executed.

| IOC MAINTENANCE CONSOLE DISPLAY | | | |
|---------------------------------|----------------------------|--|------------------|
| REGISTER SELECT | CM ADDRESS SELECT/SELECT 2 | I/O CONTROLLER DISPLAY (IOC must be in SEQ mode) | MON/CHAIN |
| CMP | 0-77 | Bits 55-38 of IOCM (CAP) specified by CM ADDRESS SELECT | N.U. |
| CMU | 0-77 | Bits 37, 36 and 33-18 of IOCM specified by CM ADDRESS SELECT | bit 35 (chain) |
| CML | 0-77 | Bits 17-0 of IOCM specified by CM ADDRESS SELECT | bit 34 (monitor) |
| DIRU | N.U. | Bits 31-18 of DIR | N.U. |
| DIRL | N.U. | Bits 17-0 of DIR | N.U. |
| SEL2 | CAR + 0 | (CAR 0) bits 17-0‡ | CAR ACT. |
| | CAR + 1 | (CAR 1) bits 17-0‡ | CAR ACT. |
| | CAR + 2 | (CAR 2) bits 17-0‡ | CAR ACT. |
| | ILR + 0 | (ILR 0) channels 15-0† | N.U. |
| | ILR + 1 | (ILR 1) channels 15-0† | N.U. |
| | ILR + 2 | (ILR 2) channels 15-0† | N.U. |
| | CHAN + 0 | Buffer actives by type on channels 3-0† | N.U. |
| | CHAN + 1 | Buffer actives by type on channels 7-4 † | N.U. |
| | CHAN + 2 | Buffer actives by type on channels 10-13† | N.U. |
| | CHAN + 3 | Buffer actives by type on channels 17-14† | N.U. |
| | CHAIN + 0 | Chain actives by type on channels 3-0 † | N.U. |
| | CHAIN + 1 | Chain actives by type on channels 7-4 † | N.U. |
| | CHAIN + 2 | Chain actives by type on channels 13-10† | N.U. |
| | CHAIN + 3 | Chain actives by type on channels 17-14† | N.U. |
| | 60 | (RTC) bits 17-0 | CAR 0 ACTIVE |
| | 61 | (RTC) bits 31-18 | CAR 1 ACTIVE |
| | 62 | (IOC MONITOR CLK) 15-0 | N.U. |

N.U. Not Used
 † These displays are indicate only and are available in both RUN and SEQ mode.
 ‡ These displays are available in both RUN and SEQ mode.