

AN/UJK-20 COMPUTER
REPERTOIRE OF INSTRUCTIONS


OCTAL CODE	DESCRIPTION	MNEMONIC/ULTRA FORMAT								CARRY/OVERFLOW/COND. CODE	SEE NOTE	
		RR (R1 = 0)		RI (R1 = 1)		RK (R1 = 2)		RX (R1 = 3)				
		MN	UF	MN	UF	MN	UF	MN	UF			
00	BYTE LOAD (Y) ₁ → R ₂	LR	2	LI	2	LK	3	0	0	X	3	
01	LOAD R ₂ (Y) → R ₂	LR	2	LI	2	LK	3	0	0	X	3	
02	MAKE POSITIVE R ₂	NR	1					0	0	X	3	
02	MAKE NEGATIVE R ₂	NR	1					0	0	X	3	
02	ROUND R ₂ IF R ₂₊₁ bit 15 set	RR	1					X	X	X	3	
02	TWO'S COMPLEMENT SINGLE R ₂	TCR	1					X	X	X	3	
02	TWO'S COMPLEMENT DOUBLE R ₂₊₁	TCDR	1					X	X	X	3	
02	ONE'S COMPLEMENT SINGLE R ₂	OCR	1					0	0	X	3	
02	INCREASE R ₂ BY 1	IROR	1					X	X	X	3	
02	DECREASE R ₂ BY 1	DROR	1					X	X	X	3	
02	INCREASE R ₂ BY 2	IRTR	1					X	X	X	3	
02	DECREASE R ₂ BY 2	DRTR	1					X	X	X	3	
02	LOAD DOUBLE (Y, Y+1) → R ₂₊₁	LDI	2			LD	3	0	0	X	1,2	
03	EXEC RETURN, P+1 → R ₂ , CI INT	ER	1					0	0	X	6	
03	STORE STATUS REG 1 IN R ₂	SSOR	1					0	0	X	3	
03	STORE STATUS REG 2 IN R ₂	SSR	1					0	0	X	3	
03	STORE RTC LOWER IN R ₂	SCR	1					NC	NC	NC	3	
03	LOAD P WITH R ₂	LPR	1					NC	NC	NC	3	
03	LOAD STATUS REG 1 WITH R ₂	LSOR	1					NC	NC	NC	3	
03	LOAD STATUS REG 2 WITH R ₂	LSTR	1					NC	NC	NC	3	
03	LOAD RTC LOWER WITH R ₂	LCR	1					NC	NC	NC	3	
03	ENABLE RTC (O. F. INT ENAB)	ECR	1					NC	NC	NC	3	
03	DISABLE RTC	DCR	1					NC	NC	NC	3	
03	LOAD AND ENABLE MON CLOCK	LEM	1					NC	NC	NC	3	
03	DISABLE MON CLOCK	DM	1					NC	NC	NC	3	
03	LOAD RTC DOUBLE WITH R ₂₊₁	LCRD	1					NC	NC	NC	3	
03	STORE RTC DOUBLE IN R ₂₊₁	SCRD	1					NC	NC	NC	3	
03	ENABLE RTC INTERRUPT	ECIR	1					NC	NC	NC	3	
03	DISABLE RTC INTERRUPT	DCIR	1					NC	NC	NC	3	
03	LOAD MULTIPLE (Y) → R ₂ THRU R _m	LM	3			LM	3	NC	NC	NC	4	
04	REVERSE REGISTER BITS OF R ₂	RVR	1					0	0	X	3	
04	COUNT ONES OF R ₂ , CNT → R ₂₊₁	CNT	1					NC	NC	NC	3	
04	SCALE FACTOR SHIFT R ₂₊₁	SFR	1					NC	NC	NC	3	
04	BYTE LOAD AND INDEX R _m BY 1	SBR	2			BLX	3	NC	NC	X	3	
06	SET BIT m IN R ₂	SBR	2	LXI	2			0	0	X	3	
06	LOAD AND INDEX R _m BY 1	ZBR	2			LX	3	0	0	X	3	
06	ZERO BIT m IN R ₂	ZBR	2			LX	3	0	0	X	3	
06	LOAD DOUBLE AND INDEX R _m BY 2	CBR	2	LDXI	2	LDX	3	0	0	X	1,2	
07	COMPARE BIT m OF R ₂ 0	CBR	2			LP	4	NC	NC	NC	3	
07	LOAD 3 POW WITH (Y)	LP	5					NC	NC	NC	3	
10	LOGICAL RIGHT SINGLE SHIFT R ₂	LRSR	2			LRS	3	0	0	X	3	
10	BYTE STORE R ₂ → (Y) ₂	BSR	2			BS	3	NC	NC	NC	3	
11	ALGEBRAIC RIGHT SINGLE SHIFT R ₂	ARSR	2			ARS	3	0	0	X	3	
11	STORE R ₂ → (Y)	LSR	2	SI	2	S	3	NC	NC	NC	3	
12	LOGICAL RIGHT DOUBLE SHIFT	LRDR	2	SDI	2	LRD	3	NC	NC	NC	1,2	
12	STORE DOUBLE R ₂₊₁ → (Y, Y+1)	ARDR	2	SDI	2	SD	3	NC	NC	NC	1,2	
12	ALGEBRAIC RIGHT DOUBLE SHIFT	ARDR	2	AD	2	AD	3	0	0	X	1	
13	STORE MULTIPLE R ₂ THRU R _m → (Y)	SM	3			SM	3	NC	NC	NC	3	
14	ALGEBRAIC LEFT SINGLE SHIFT	ALS	2			ALS	3	0	0	X	3	
14	BYTE STORE AND INDEX R _m BY 1	BSR	2			BSX	3	NC	NC	NC	3	
15	CIRCULAR LEFT SINGLE SHIFT	CLSR	2			CLS	3	0	0	X	3	
15	STORE AND INDEX R _m BY 1	ASR	2	SXI	2	SX	3	NC	NC	NC	3	
16	ALGEBRAIC LEFT DOUBLE SHIFT	ALDR	2			ALD	3	0	0	X	1	
16	STORE DOUBLE AND INDEX R _m BY 2	CLDR	2	SDXI	2	CLD	3	NC	NC	NC	1,2	
17	CIRCULAR LEFT DOUBLE SHIFT	CLDR	2			CLD	3	0	0	X	1	
17	STORE ZERO (Y)	SZ	5			SZ	4	NC	NC	NC	3	
20	SUBTRACT R ₂ - (Y) → R ₂	SUR	2	SUI	3	SUK	3	S	X	X	3	
21	SUB DOUBLE R ₂₊₁ - (Y, Y+1) → R ₂₊₁	SUDR	2	SUDI	2	SUD	3	X	X	X	1	
22	ADD R ₂ + (Y) → R ₂	AR	2	ADI	2	AK	3	A	X	X	3	
23	ADD DOUBLE R ₂₊₁ + (Y, Y+1) → R ₂₊₁	ADR	2	ADI	2	AD	3	X	X	X	1	
24	COMPARE R ₂ (Y)	CR	2	CI	2	CK	3	C	X	X	3	
25	COMPARE DOUBLE R ₂₊₁ (Y, Y+1)	CDR	2	CDI	2	CD	3	X	X	X	1,2	
26	MULTIPLY R ₂₊₁ (Y) × R ₂₊₁	MR	2	M	2	MK	3	M	3	0	X	1
27	DIVIDE R ₂₊₁ (Y) ÷ R ₂₊₁	DR	2	DI	2	DK	3	D	3	0	X	1,5

AN/UJK-20 COMPUTER REPERTOIRE OF INSTRUCTIONS (CONT.)

OCTAL CODE	DESCRIPTION	MNEMONIC/ULTRA FORMAT								CARRY/OVERFLOW/COND. CODE	SEE NOTE		
		RR (R1 = 0)		RI (R1 = 1)		RK (R1 = 2)		RX (R1 = 3)					
		MN	UF	MN	UF	MN	UF	MN	UF				
30	AND R ₂ ∩ (Y) → R ₂	ANDR	2	ANDI	2	ANDK	3	AND	3	0	0	X	3
31	OR AND R ₂ ∪ (Y) → R ₂	ORR	2	OR	2	ORK	3	OR	3	0	0	X	3
32	EXCLUSIVE OR R ₂ ⊕ (Y) → R ₂	XORR	2	XORI	2	XORK	3	XOR	3	0	0	X	3
33	MASKED SUBSTITUTE R ₂ + ⊙ Y ⊕	MSR	2	MSI	2	MSK	3	MS	3	0	0	X	1
34	R ₂ ∩ 10 ₂ R ₂₊₁	CMR	2	CMI	2	CMK	2	CM	3	0	0	X	3
35	EXEC IO CMD AT ADDR 140, 141 AND ON 2 ¹⁵ OF 140	IOCR	8							NC	NC	NC	3
35	BIASED FETCH, SET 2 ¹⁴ , 15 OF Y	BFI	5			BF	4	0	0	X	3	3	
35	EXECUTE REMOTE (Y), P+2 → P	REX	4							NC	NC	NC	3
37	VECTOR FN TRIG	VF	2							NC	NC	NC	3
37	ROTATE FN TRIG	RF	2							NC	NC	NC	3
37	VECTOR FN TRIG W/PRESCALE	VFP	2							NC	NC	NC	3
37	ROTATE FN TRIG W/PRESCALE	RFP	2							NC	NC	NC	3
37	VECTOR FN HYP	VH	2							NC	NC	NC	3
37	ROTATE FN HYP	RH	2							NC	NC	NC	3
37	VECTOR FN HYP W/POSTSCALE	VHP	2							NC	NC	NC	3
37	ROTATE FN HYP W/POSTSCALE	RHP	2							NC	NC	NC	3
40	JUMP CC ZERO/EQUAL	JER	5			JE	4	JE	6	NC	NC	NC	3
40	JUMP CC NOT ZERO/NOT EQUAL	JNER	5			JNE	4	JNE	6	NC	NC	NC	3
40	JUMP CC POS/LESS THAN OR EQUAL	JLSR	5			MLS	4	JLS	6	NC	NC	NC	3
40	JUMP CC NEG/LESS THAN	JLSR	5			JLE	4	JLE	6	NC	NC	NC	3
40	JUMP ON OVERFLOW SET	JOR	5			JO	4	JO	6	NC	NC	NC	3
40	JUMP ON CARRY SET	JCR	5			JC	4	JC	6	NC	NC	NC	3
40	JUMP POWER OUT OF TOL	JPTR	5			JPT	4	JPT	6	NC	NC	NC	3
40	JUMP BOOTSTRAP 2 SELECTED	JBR	5			JB	4	JB	6	NC	NC	NC	3
40	JUMP	JR	5			J	4	J	6	NC	NC	NC	3
40	JUMP STOP	JSR	5			JS	4	JS	6	NC	NC	NC	11
40	JUMP STOP IF KEY 1 SET	JKSR	9			JKS	11	JKS	13	NC	NC	NC	11
40	JUMP STOP IF KEY 2 SET	JKSR	10			JKS	12	JKS	14	NC	NC	NC	11
40	LOCAL JUMP TO Y	LJ	2							NC	NC	NC	7
41	INDEX JUMP, IF R ₂ ≠ 0 THEN R ₂ - 1 → R ₂ AND JUMP, ELSE N.I.	XJR	2			XJ	3	XJ	7	NC	NC	NC	3
41	LOCAL JUMP INDIRECT TO (Y)	LJI	17							NC	NC	NC	7
41	JUMP AND LINK REG. P+1 → R ₂	JLRR	2			JLR	3	JLR	7	NC	NC	NC	7
43	LOCAL JUMP AND LINK MEMORY P+1 → R ₂	LJLM	17							NC	NC	NC	7
43	JUMP AND LINK MEMORY P+1 → R ₂	JLM	3	JLM	7	NC	NC	NC	8				
44	JUMP REG R ₂ ZERO	JZR	2			JZ	3	JZ	7	NC	NC	NC	7
44	LOCAL JUMP EQUAL (Y)	LJE	17							NC	NC	NC	7
45	JUMP REG R ₂ NOT ZERO	JNZR	2			JNZ	3	JNZ	7	NC	NC	NC	7
45	LOCAL JUMP NOT EQUAL	LJNE	17							NC	NC	NC	7
45	JUMP REG R ₂ POSITIVE	JPR	2			JP	3	JP	7	NC	NC	NC	7
45	LOCAL JUMP GRT THAN OR EQUAL	LJGE	17							NC	NC	NC	7
47	JUMP REG R ₂ NEGATIVE	JNR	2			JN	3	JN	7	NC	NC	NC	7
47	LOCAL JUMP LESS THAN	LJLS	17							NC	NC	NC	7
54	LOAD ADDRESS REG. (Y) → PAGE [R ₂]	LARR	2	LARI	2					NC	NC	NC	3
54	LOAD ADDRESS REG MULT (Y) → PAGE [Y]	LARR	2	LARI	2					NC	NC	NC	8
55	STORE ADDRESS REG. PAGE [R ₂] → Y	SARR	2	SARI	2					NC	NC	NC	3
55	STORE ADDR REG. MULT PAGE [Y] → R ₂	SARR	2	SARI	2					NC	NC	NC	3
60	LOGICAL RIGHT SINGLE SHIFT R ₂	LLRS	2			(RL FORMAT) R1 = 0				0	0	X	3
60	ALGEBRAIC RIGHT SINGLE SHIFT	LLRS	2			(RL FORMAT) R1 = 1				0	0	X	3
60	LOGICAL LEFT DOUBLE SHIFT	LLRD</											

INSTRUCTION WORD FORMATS

TYPE 15 14 13 12 11 10 9 8 7 6 5 4' 3 2 1 0



DEFINITION OF FIELDS

OP CODE: CODE SPECIFYING THE OPERATION

f: FORMAT DESIGNATOR

- f = 00 FORMAT RR-REGISTER OR RL-1 FORMAT
- = 01 FORMAT RI-REGISTER-IMMEDIATE MEMORY OR RL-2 FORMAT
- = 10 FORMAT RK-REGISTER-LITERAL CONSTANT OR RL-3 FORMAT
- = 11 FORMAT RX-REGISTER-INDEXED ADDRESS OR CONSTANT OR RL-4 FORMAT

a: GENERAL REGISTER OR SUBFUNCTION DESIGNATOR

m: GENERAL REGISTER OR SUBFUNCTION DESIGNATOR

s: 4-BIT UNSIGNED LITERAL IN RL FORMAT

d: DEVIATION (2^s COMPLEMENT)


s: SIGN DESIGNATOR FOR d

0 = POSITIVE

1 = NEGATIVE


y: ADDRESS OR ARITHMETIC CONSTANT

STATUS REGISTER NO. 1 FORMAT




COND CODE		INDICATED RESULTS OF	
BIT 9	BIT 8	ARITH OP	COMPARE OP
0	0	ZERO	$R_a \geq R_m$ OR Y
0	1	NOT ZERO AND POS	$R_a > R_m$ OR Y
1	0	NOT USED	NOT USED
1	1	NOT ZERO AND NEG	$R_a < R_m$ OR Y


STATUS REGISTER NO. 2 FORMAT



INDIRECT WORD INTERPRETATION



I/O CHANNEL CONTROL MEMORY



- TM = 00: ABORT TRANS (INPUT ONLY)
- TM = 01: TRANS 8-BIT BYTES
- TM = 10: TRANS 16-BIT WORDS
- TM = 11: TRANS 32-BIT WDS
- B = 0: MOST SIG 8-BITS
- B = 1: LEAST SIG 8-BITS

ASSIGNED MEMORY ADDRESSES

ASSIGNMENT	ADDRESSES (OCTAL)
NDRO MEMORY	00-77 AND 300-477
FOR PROCESSING CLASS III INTERRUPTS CLASS II INTERRUPTS CLASS I INTERRUPTS	110-117 120-127 130-137
FOR IOC OPERATION COMMAND CELLS EXTERNAL INTERRUPT WORD STORAGE (IOC)	140-141 200-217

FUNCTION	ADDR ASSIGNMENT TO CLASS		
	III	II	I
STORES P AT ADDR	110	120	130
STORES SR NO. 1 AT ADDR	111	121	131
STORES SR NO. 2 AT ADDR	112	122	132
STORES RTC LOWER AT ADDR	113	123	133
RELOADS P WITH INDEX + CONTENTS OF ADDR	114	124	134
RELOADS SR NO. 1 FROM ADDR	115	125	135
RELOADS SR NO. 2 FROM ADDR	116	126	136
STORES RTC UPPER AT ADDR	117	127	137

INTERRUPT ENTRANCES

CLASS	PRIORITY WITHIN CLASS	INTERRUPT	INT ENTR ADDR INDEX (BINARY)	
I	1	POWER FAULT	0	
	2	MEMORY RESUME	10	
	II	1	CP INST FAULT	0
		2	I/O CHAIN INST FAULT	10
		3	NOT ASSIGNED	100
		4	EXEC RETURN	110
5	RTC OVERFLOW	1000		
6	MONITOR CLOCK	1010		
III	1	INTERCOM TIME-OUT	CCCC110	
	2	EXT INT OR DISCRETE INT*	CCCC000	
	3	OUTPUT CHAIN INT	CCCC100	
	4	INPUT CHAIN INT	CCCC010	

*SERIAL MIL-STD-188C OR EIA-STD-RS 232C CHANNELS