



INSTRUCTION WORD FORMATS

FORMAT I




NON-I/O Instruction




I/O Instruction


FORMAT II



General Instruction**



Special Instruction



Direct Addressing Instruction**

*f=Format II Function Code

**Forced k=3

MEMORY ADDRESS ASSIGNMENT

OCTAL ADDRESS RANGE	USE
00000	Program Fault Interrupt Entrance Address
00001	Count-down Clock Interrupt Entrance Address
00002	Memory Protect Interrupt Entrance Address
00003	Input Power Failure Interrupt Entrance Address
00004	Power On Entrance Address
00005-00017	Unassigned
00020-00037	External Interrupt Entrance Addresses
00040-00057	Input Monitor Interrupt Entrance Addresses
00060-00077	Output Monitor Interrupt Entrance Addresses
00100-00117	Input Buffer Control Words
00120-00137	Output Buffer Control Words
00140-00157	External Function Buffer Control Words
00160	Real Time Clock
00161	Count-down Clock
00162-00177	Unassigned
00200-00217	ESI Input Buffer Termination Words
00220-00237	ESI Output Buffer Termination Words
00240-00257	ESI External Function Buffer Termination Words
00260-00477	Unassigned
00500-00517	External Function Buffer Monitor Interrupt Entrance Addresses
00520-00537	Interrupt Word Storage Addresses
00540-00577	Unassigned
00600-00617	Intercomputer Time-Out Entrance Address
00620 and over	Unassigned
40000-40777	NDRO Memory when enabled

UNIVAC 1830A COMPUTER (CP-901)

AN/ASQ-114(V)

CODE (Octal) f	INSTRUCTION	DESCRIPTION	Time μSEC.
01	Right Shift-Q	Shift (Q) Right by Y	2-4-6
02	Right Shift-A	Shift (A) Right by Y	2-4-6
03	Right Shift-AQ	Shift (AQ) Right by Y	2-4-6
*04	COMPARE-A-Q, AQ	Sense (j); A _n -A _n	2-4-6
05	Left Shift-Q	Shift (Q) Left by Y	2-4-6
06	Left Shift-A	Shift (A) Left by Y	2-4-6
07	Left Shift-AQ	Shift (AQ) Left by Y	2-4-6
10	ENTER-Q	Y → Q	2-4
10k0	CLEAR-Q	Q → 0	2
11	ENTER-A	Y → A	2-4
11k0	CLEAR-A	0 → A	2
12	ENTER-B	Y → B	2-4
12k0	CLEAR-B	0 → B	2-4
12j0	NO-Operation	Enter B _j with 0 (do nothing operation)	2-4
^13k0	EXTERNAL-COMMAND-C _j -W (Y), MONITOR	(Y) → C _j ; Y → 140+ _j ; j monitor interrupt	6 min.
^13k1	EXTERNAL-COMMAND-C _j -W (Y), MONFORCE	Force (Y) → C _j ; Y → 140+ _j ; address is 500+ _j	6 min.
^13k2	EXTERNAL-COMMAND-C _j -W (Y)	Initiate external function Y → 140+ _j	6 min.
^13k3	EXTERNAL-COMMAND-C _j -W (Y), FORCE	Force (Y) → C _j ; Y → 140+ _j	6 min.
14k≠0	STORE-Q	(Q) → Y	2-4
14k0	Complement-Q	(Q) → Q	2
15k≠4	STORE-A	(A) → Y	2-4
15k4	Complement-A	(A) → A	2
16	STORE-B	(B) → Y	2-4
^17k0	JUMP-Y, C _j -COMACTIVE	Jump to Y if external function buffer active on C _j	4
^17k1	JUMP-L, (Y), C _j -COMACTIVE	Jump to (Y), if external function buffer active on C _j	4
^17k2	STORE-C _j -W (Y), FORCE	Input data word C _j → Y, force IDA	6 min.
^17k3	STORE-C _j -W (Y)	(00520+ _j) → Y	4-6
20	ADD-A	(A)+Y → A	2-4
21	SUBTRACT-A	(A)-Y → A	2-4
^22	MULTIPLY	(Q) → Y → AQ	18
^23	DIVIDE	(AQ) Y → Q; R → A	32
^23k7	SQUARE ROOT	√Q → Q; residue → A	32
24	REPLACE-A+Y	(A)+(Y) → Y & A	4-6
25	REPLACE-A-Y	(A)-(Y) → Y & A	4-6
^26	ADD-Q	(Q)+Y → Q	2-4
^27	SUBTRACT-Q	(Q)-Y → Q	2-4
30	ENTER-Y+Q	Y+(Q) → A	2-4
31	ENTER-Y-Q	Y-(Q) → A	2-4
32	STORE-A+Q	(A)+(Q) → A & Y	2-4
33	STORE-A-Q	(A)-(Q) → A & Y	2-4
34	REPLACE-Y+Q	(Y)+(Q) → Y & A	4-6
35	REPLACE-Y-Q	(Y)-(Q) → Y & A	4-6
36	REPLACE-Y+1	(Y)+1 → Y & A	4-6
37	REPLACE-Y-1	(Y)-1 → Y & A	4-6
^40	ENTER-LP	L(Y)(Q) → A	2-4
41	ADD-LP	(A)+L(Y)(Q) → A	2-4
42	SUBTRACT-LP	(A)-L(Y)(Q) → A	2-4
43	COMPARE-MASK	(A)-L(Y)(Q) sense (j), A+L(Y)(Q); (A) _n -(A) _n	2-4
^44	REPLACE-LP	L(Y)(Q) → Y & A	4-6
45	REPLACE-A+LP	(A)+L(Y)(Q) → Y & A	4-6
46	REPLACE-A-LP	(A)-L(Y)(Q) → Y & A	4-6
47	STORE-LP	L(A)(Q) → Y	2-4
50	SELECTIVE-SET	Set A _n for Y _n =1	2-4
51	SELECTIVE-COMPLEMENT	Complement A _n for Y _n =1	2-4
52	SELECTIVE-CLEAR	Clear A _n for Y _n =1	2-4
53	SELECTIVE-SUBSTITUTE	Y _n → A _n for Q _n =1	2-4

Y—The operand; Y or (Y)

min—minimum

^, † Special j and k designators

Y—The operand; Y or (Y)

min—minimum

LP or Lj |—Logical Product

CODE (Octal)	INSTRUCTION	DESCRIPTION	Time μ sec.
f			
54	Replace SELECTive-SET	Set A_n for $(Y)_{n-1}, (A) \rightarrow Y$	4-6
55	Replace SELECTive-Complement	Complement A_n for $(Y)_{n-1}, (A) \rightarrow Y$	4-6
56	Replace SELECTive-Clear	Clear A_n for $(Y)_{n-1}, (A) \rightarrow Y$	4-6
57	Replace SELECTive-SUBstitute	$(Y)_n \rightarrow A_n$ for $Q_n=1, (A) \rightarrow Y$	4-6
^60	Jump P (arithmetic)	Jump to Y if jump j condition satisfied	2-4
^60/0	Remove Interrupt Lockout	Release master 1, 0 interrupt lockout	2
^60/1	Remove Interrupt Lockout, Jump P	RIL same as above, jump to Y	2-4
^61	Jump P (magual)	Jump to Y if j condition is satisfied	2-4
^62	Jump P-Y-C ₁ ACTIVE INput buffer	Jump to Y if C ₁ input buffer active	4
^63	Jump P-Y-C ₁ ACTIVE OUpput buffer	Jump to Y if C ₁ output buffer active	4
^64	Return Jump P (arithmetic)	If j condition is satisfied, P \rightarrow Y. Addressing mode \rightarrow Y _u , jump to Y-1	4-6
^65	Return Jump P (manual)		4-6
^66/0	TERMINate-C ₁ INPut	Terminate input buffer on C ₁	2
^66/100	Remove Interrupt Lockout-ALL	Release master 1, 0 interrupt lockout	2
^66/10/0	Set Interrupt Lockout-ALL	Set master 1, 0 interrupt lockout	2
^66/200	Remove Interrupt Lockout-External-ALL	Release all external channel interrupt lockouts	2
^66/20/0	Set Interrupt Lockout-External-ALL	Set all external channel interrupt lockouts	2
^66/300	Remove Interrupt Lockout-External-C ₁	Release external channel interrupt lockout on C ₁	2
^66/30/0	Set Interrupt Lockout-External-C ₁	Set external channel interrupt lockout on C ₁	2
Note: Master Clear sets all external channel interrupt lockouts and releases master 1, 0 interrupt lockout.			
^67/0	TERMINate-C ₁ OUTPut	Terminate output buffer on C ₁	2
^67/1	TERMINate-C ₁ COMMand	Terminate external function buffer on C ₁	2
^67/2	TERMINate-ALL	Terminate all buffers	2
^70	RePeaT	Execute NI Y times	2-4
71	B SKIP-B	(B) _n \neq Y, (B) _{n+1} \rightarrow B and read NI; (B) _n -Y skip NI and clear B	4-6
72	B Jump-P;J	(B) _n = 0, (B) _{n+1} \rightarrow B; jump to Y; (B) _n = 0, read NI	4
^73	INput-C ₁ (without monitor mode)	Initiate input buffer on C ₁ ; (Y) \rightarrow 00100- \uparrow	6 min.
^74	OUtput-C ₁ (without monitor mode)	Initiate output buffer on C ₁ ; (Y) \rightarrow 00120- \uparrow	6 min.
^74/2	EXternal-COMMand-MultiWord-C ₁ W(Y)	Initiate EF buffer on C ₁ ; (Y) \rightarrow 00140- \uparrow	6 min.
^75	INput-C ₁ (with MONITOR mode)	Initiate input buffer on C ₁ with monitor; (Y) \rightarrow 00100- \uparrow , monitor interrupt address is 00040- \uparrow	6 min.
^76	OUtput-C ₁ (with MONITOR mode)	Initiate output buffer on C ₁ with monitor; (Y) \rightarrow 00120- \uparrow , monitor interrupt address is 00060- \uparrow	6 min.
^76/2	EXternal-COMMand-MultiWord-C ₁ W(Y),MONITOR	Initiate EF buffer on C ₁ with monitor; monitor interrupt address is 00500- \uparrow ; (Y) \rightarrow 00140- \uparrow	6 min.
7711	Enter A With Y	Enter A using address in U; (Y) \rightarrow A	Y-U ₁₆ 2-4
7715	Store A With Y	Store A using address in U; (A) \rightarrow Y	Y-U ₁₆ 2-4
7744	Test and Set Flag	(Y) \neq 0, read NI; (Y) = 0, skip NI; always set Y-1s	4-6
^7750	Enter Absolute Page Register	1s \rightarrow APR	4
^7754	Store Absolute Page Register	APR ₁₆ \rightarrow Y	2-4
7763	Load B and Jump P	(P) \rightarrow B7, jump to (Y)	4
7764	Direct Load B and Jump P	(P) \rightarrow B7, set direct addressing mode, jump to (Y)	4
7765	Page Load B and Jump P	(P) \rightarrow B7, set page addressing mode, jump to (Y)	4
Y-	The operand designator modified by B \bar{b}	NI—Next Instruction	
^	Special j and k designators	BCW—Buffer Control Word.	
Y-	The operand; Y or (Y)	APR—Absolute page register	
^	See Address Mode Selection & designators	min—minimum	

JP & RJP J-DESIGNATORS

J	JP 160	RJP 164	JP 161	RJP 165
0	(No Jump)*		Uncond. Jump	
1	Uncond. Jump*		KEY1	
2	QPOS		KEY2	
3	QNEG		KEY3	
4	AZERO		STOP	
5	ANOT zero		STOP \bar{b}	
6	APOS		STOP \bar{b}	
7	ANEG		STOP \bar{b}	
7	163		163	
0-17 \bar{b}	C ₁ ACTIVEIN		C ₁ ACTIVEOUT	

*B0 Bootstrap or Spec L/O set, clear L/O; Bootstrap or Spec L/O clear, L/O set, clear L/O and sets C₁ L/E line after external interrupt.

k	NORMAL		STORE		K-DESIGNATORS		REPLACE	
	Code	Origin	Code	Dest.	Code	Origin	Dest.	
0	'blank'	UL	Q	Q	—	—	—	—
1	L	M _L	L	M _L	L	M _L	M _L	
2	U	M _U	U	M _U	U	M _U	M _U	
3	W	M	W	M	W	M	M	
4	X	XM _A	A	A	—	—	—	
5	LX	XM _L	CPL	Cpl M _L	LX	XM _L	M _U	
6	UX	XM _U	CPU	Cpl M _U	UX	XM _U	M _U	
7	A	A	CPW	Cpl M	—	—	—	

J-DESIGNATORS

J	COM-A, Q, AQ I04	DIV I23	ADD-Q, SUB-Q I26	ENT-L, RPL-L I140	RPT I70
0	no skip	no skip	no skip	no skip	(no mod) : Y of NE-Y
1	unconditional skip	SKIP	SKIP	SKIP	ADV : Y of NE-Y-1
2	YLESS : Y-(Q)	NOOver Flow	—	APOS	EVEN parity
3	YMORE : Y-(Q)	Over Flow	—	ANEG	ODD parity
4	YIN : (Q)-Y and Y-(A)	AZERO	NOREM	QZERO	AZER
5	YOUT : (Q)-Y or Y-(A)	ANOT zero	REM	QNOT zero	ANOT zero
6	YLESS : Y-(A)	skip	—	QPOS	APOS
7	YMORE : Y-(A)	no skip	—	QNEG	ANEG

\bar{v} modifies Y address for the store portion (B \bar{b}) if repeated instruction is replace class.
NE—Next execution.

NORMAL J-DESIGNATORS

j	(Not applicable on * or ^)	Operand	Remarks
0	f64 & f65	Y-UL	CA \rightarrow Y _u , jump in CA
1	f64 & f65	Y-M _L	CA \rightarrow Y _u , jump in CA
2	f64 & f65	Y-M _U	CA \rightarrow Y _u , jump in CA
3	f60 & f61	Y-M	Set addressing mode contained in (Y) ₁ s and jump to (Y) ₁ See note 3
4	f64 & f65	Y-UL	CA \rightarrow Y _u , jump in CA Obtain instruction & operand in CA, set DA, P \rightarrow Y ₁ , previous addressing mode \rightarrow Y _u , jump in DA.
5	f64 & f65	Y-M _L	Obtain instruction & operand in CA, set PA, P \rightarrow Y ₁ , previous addressing mode \rightarrow Y _u , jump in PA.
6	f64 & f65	Y-M _U	Obtain instruction & operand in CA, set DA, P \rightarrow Y ₁ , previous addressing mode \rightarrow Y _u , jump in DA. Obtain instruction & operand in CA, set PA, P \rightarrow Y ₁ , previous addressing mode \rightarrow Y _u , jump in PA.
7	f64 & f65	Y-A	CA \rightarrow Y _u , jump in CA

Note: (1) CA—Current Addressing mode (DA or PA)
(2) DA—Direct Addressing mode; PA—Page Addressing mode
(3) Bit 2₁₅—mode definition bit; 0—DA, 1—PA

LEGEND
M—Memory word (30 bits)
M_L—Lower half memory word
M_U—Upper half memory word
X—Sign bit extended
Cpl—Complement
C₁—Channel 1
A—A-register
Q—Q-register