


MEMORY ADDRESS ASSIGNMENT

OCTAL ADDRESS RANGE		USE
CORE MEMORY	00000	Fault Entrance
	00001-00017	Unassigned
	00020-00037	External Interrupt Entrance
	00040-00057	Input Monitor Interrupt Entrance
	00060-00077	Output Monitor Interrupt Entrance
CONTROL MEMORY	00100-00117	Input Buffer Control Registers
	00120-00137	Output Buffer Control Registers
	00140-00157	External Function Buffer Control Registers
	00160	Real-Time Clock
	00161-00167	B ₁ through B ₇ Index Registers
	00170-00177	Unassigned Film Locations
	00200-00217	ESI Input Buffer Terminate or CDM Reload
	00220-00237	ESI Output Buffer Terminate or CDM Reload
	00240-00257	ESI External Function Buffer Terminate
	00260-00277	Unassigned
CORE MEMORY	00500-00517	External Function Monitor Interrupt Entrance
	00520-00537	External Interrupt Code Storage
WIRED MEMORY	00540-00577	NDRO Bootstrap Program I
	00540-00577	NDRO Bootstrap Program II
CORE MEMORY	00600-00617	Intercomputer Time-Out Interrupt Entrance
	00620-00653	Memory Unit 4 Channel Interrupt Addresses
	00654 →	Unassigned

INSTRUCTION WORD FORMAT

17-BIT ADDRESS MODE



General instruction format

No. of bits

I/O instruction format


No. of bits

Normalize instruction

General


No. of bits

15-BIT ADDRESS MODE




EXPANDED MEMORY ADDRESSING

OPERANDS



INPUT/OUTPUT



UNIVAC 1230 COMPUTER REPERTOIRE OF INSTRUCTIONS

Code (Octal) f	INSTRUCTION	DESCRIPTION	Time µsec.
01	Right Shift-Q	Shift (Q) Right by Y	2
02	Right Shift-A	Shift (A) Right by Y	2
03	Right Shift-AQ	Shift (AQ) Right by Y	2
04	COMPARE-A, -Q, -AQ	Compare Y with A, Q or A & Q; A, -A	2
05	Left Shift-A	Shift (Q) Left by Y	2
06	Left Shift-A	Shift (A) Left by Y	2
07	Left Shift-AQ	Shift (AQ) Left by Y	2
10	ENTER-Q	Y → Q	2
10	CLEAR-Q	Q → 0	2
11	ENTER-A	Y → A	2
11	CLEAR-A	A → 0	2
12	ENTER-B*	Y → B ₁	2
12	CLEAR-B*	B ₁ → 0	2
12	NO OPERATION	0 → B ₁ (do nothing operation)	4
1300	EXTERNAL-COMMAND-C-W(Y)-MONITOR	Y → C	4
1301	EXTERNAL-COMMAND-C-W(Y)-MONFORCE	Y → C (use on CP-642A equipment)	4
1302	EXTERNAL-COMMAND-C-W(Y)-C	Y → C	4
1303	EXTERNAL-COMMAND-C-W(Y)-FORCE	Y → C (use on CP-642A equipment)	4
14	STORE-Q	(Q) → Y	2
1400	COMPLEMENT-Q	Q' → Q	2
15	STORE-A	(A) → Y	2
15	STORE-B*	(B ₁) → Y	2
1700	JUMP-Y, C-COMACTIVE	Jump to Y if external buffer active	4
1701	JUMP-L(Y), C-COMACTIVE	Jump to (Y) if external function active	4
1702	STORE-C(W(Y)-FORCE	Force C → (Y) - (abnormal test mode)	4
1703	STORE-C(W(Y)	(00520-1) → (Y)	4
20	ADD-A	(A) + Y → A	2
21	SUBTRACT-A	(A) - Y → A	2
22	MULTIPLY	(Q)Y → AQ; remainder → A	8**
23	DIVIDE	(AQ)Y → Q; R → A _r	16**
23K	Square Root	Y'Q → Q; remainder → A	8**
24	REPLACE-A+Y	(A) + (Y) → Y&A	4
25	REPLACE-A-Y	(A) - (Y) → Y&A	4
25	ADD-Q	(Q) + Y → Q	2
25	SUBTRACT-Q	(Q) - Y → Q	2
27	ENTER-Y+Q	Y + Q → A	2
31	ENTER-Y-Q	Y - Q → A	2
32	STORE-A+Q	(A) + (Q) → Y&A	4
33	STORE-A-Q	(A) - (Q) → Y&A	4
34	REPLACE-Y+Q	(Y) + (Q) → Y&A	4
35	REPLACE-Y-Q	(Y) - (Q) → Y&A	4
36	REPLACE-Y+I	(Y) + I → Y&A	4
37	REPLACE-Y-I	(Y) - I → Y&A	4
40	ENTER-LP	L(Y(Q)) → A	2
41	ADD-LP	(A) + L(Y(Q)) → A	2
42	SUBTRACT-LP	(A) - L(Y(Q)) → A	2
43	COMPARE-MASK	(Q) → (Q) sense (I); A - L(Y(Q)); (A) - (A)	4
44	REPLACE-LP	L(Y(Q)) → Y&A	4
45	REPLACE-A+LP	(A) + L(Y(Q)) → Y&A	4
46	REPLACE-A-LP	(A) - L(Y(Q)) → Y&A	4
47	STORE-LP	L(A(Q)) → Y; (A) - (A)	2
50	SELECTIVE-SET	Set (A _r) for Y _r - 1	2

* I Special j and k designators

Y - The operand; Y or (Y)

** Execution time is constant

*** Program held until transfer is completed.

UNIVAC 1230 COMPUTER

REPERTOIRE OF INSTRUCTIONS

Code (Octal)	INSTRUCTION	DESCRIPTION	Time μ SEC.
51	SElective-ComPlement	Complement (A), for Y_1-1	2
51k4	ComPlement-A	If Y is 7777, $A \rightarrow \bar{A}$	2
52	SElective-Clear	Clear (A), for Y_1-1	2
53	SElective-SUBstitute	$Y_1 \rightarrow (A)$, for $(Q)_1-1$	2
54	Replac SElective-SET	{Set (A), for $(Y)_1-1 \rightarrow Y \& A$	4
55	Replac SElective-CP	Complement (A), for $(Y)_1-1 \rightarrow Y \& A$	4
56	Replac SElective-CL	Clear (A), for $(Y)_1-1 \rightarrow Y \& A$	4
57	Replac SElective-SU	$(Y)_1 \rightarrow (A)$, for $(Q)_1-1 \rightarrow Y \& A$	4
*60	Jump (arithmetic)	Jump to Y if j -condition is satisfied	4**
60j0	Remove Interrupt Lockout	Enable all interrupts not locked out by SIL-EX	2**
60j1	Remove Interrupt Lockout Jump-Y	Enable interrupts and jump to Y	4**
*61	Jump (manual)	Jump to Y if j -condition is satisfied	4**
*62	Jump on-C-ACTIVE Input buffer	Jump to Y if \bar{C} input buffer active	4**
*63	Jump on-C-ACTIVE Output buffer	Jump to Y if \bar{C} output buffer active	4**
*64	Return Jump (arithmetic)	Jump to Y_1-1 and $(P)_1-1 \rightarrow Y_1$ if j -condition is satisfied (see JP and RJP $\hat{\wedge}$ -designators)	6**
*65	Return Jump (manual)		6**
*66	TERMinate-C-INPUT	Terminate input buffer on \bar{C}	2
*66k1	Remove Interrupt Lockout-ALL	Enable all interrupts not locked out by SIL-EX	2
*66k2	Remove Interrupt Lockout-External-ALL	Enable external interrupts; all channels	2
*66k3	Remove Interrupt Lockout-External-C-	Enable external interrupts on \bar{C}	2
*66k1b1	Set Interrupt Lockout-ALL	Lockout all interrupts on all channels	2
*66k2b1	Set Interrupt Lockout-External-ALL	Lockout external interrupts; all channels	2
*66k3b1	Set Interrupt Lockout-External-C-	Lockout external interrupt on \bar{C}	2
*67	TERMinate-C-OUTPUT	Terminate output buffer on \bar{C}	2
*67k1	TERMinate-C-Command	Terminate external function buffer on \bar{C}	2
*67k2	TERMinate-ALL	Terminate ALL buffers	2
*70	RPeat	Execute N_1 times	4**
71	BSkip-B*	$(B)_1 \rightarrow$ skip N_1 and clear (B) ; $(B)_1 \neq Y$, advance B and read N_1	4**
72	BJump-B*	$(B)_1=0$, read N_1 ; $(B)_1=0$, $(B)_1-1 \rightarrow B$ & jump to Y	4**
73	INput-C (without monitor mode)	Buffer in on \bar{C} ; $Y_1 \rightarrow 00100+$	4**
74	OUTPut-C (without monitor mode)	Buffer out on \bar{C} ; $Y_1 \rightarrow 00120+$	4**
*74k2	External-COMMAND-MultiWord-C-W(Y)	Buffer commands out on \bar{C} ; $Y_1 \rightarrow 00140+$	4**
75	INput-C (with MONITOR mode)	Buffer in on \bar{C} with monitor; $Y_1 \rightarrow 00100+$	4**
76	OUTPut-C (with MONITOR mode)	Buffer out on \bar{C} with monitor; $Y_1 \rightarrow 00120+$	4**
*76k2	EX-COM-MultiWord-C-W(Y)-MONITOR	Buffer commands out on \bar{C} with monitor; $Y_1 \rightarrow 00140+$	4**
7707	NORMALize-AQ	Shift A/Q Left until $A_{15} \neq A_{16}$; Shift Count $\rightarrow Y^{***}$	4
7760	ENTER SR* : (n=0, 1, 2 or 3)	$Y_1 \rightarrow SR$	2
7761	ENTER SR-C-V-INPUT	$Y_1 \rightarrow$ Input SR-Channel j	2
7762	ENTER SR-C-V-OUTPUT	$Y_1 \rightarrow$ Output SR-Channel j	2
7763	ENTER SR-C-V-EF	$Y_1 \rightarrow$ External Function SR-Channel j	2
7764	Enable CDM-C-INPUT	Enable Input Channel j CDM	2
7765	Enable CDM-C-OUTPUT	Enable Output Channel j CDM	2
7766	Disable CDM-C-INPUT	Disable Input Channel j CDM	2
7767	Disable CDM-C-OUTPUT	Disable Output Channel j CDM	2
7770	STORe SR* : (n=0, 1, 2 or 3)	$(SR) \rightarrow Y_1$	2
7771	STORe SR-C-V-INPUT	$(SR) \rightarrow Y_1$; for Channel j Input	2
7772	STORe SR-C-V-OUTPUT	$(SR) \rightarrow Y_1$; for Channel j Output	2
7773	STORe SR-C-V-EF	$(SR) \rightarrow Y_1$; for Channel j External function	2
7774	Disable EXPanded memory code	Disable 17-bit addressing mode	2
7775	Enable EXPanded memory code	Enable 17-bit addressing mode	2

*] Special j and k designators

\bar{Y} - The operand; Y or (Y)

**Execution time is constant.

*** Y_1-13 bits subject to s & b indicators.

UNIVAC 1230 COMPUTER

REPERTOIRE OF INSTRUCTIONS

NORMAL $\hat{\wedge}$ -DESIGNATORS

(Not applicable on * or ^)	
j	SKIP Code
0	(no skip)
1	SKIP
2	Q POS
3	Q NEG
4	A ZERO
5	A NOT Zero
6	A POS
7	A NEG

NORMAL $\hat{\wedge}$ -DESIGNATORS

k	READ		STORE		REPLACE	
	Code	Origin	Code	Dest.	Code	Dest.
0	'blank'	U_1	Q	Q_1	'not used'	--
1	L	M_1	L	M_1	L	M_1
2	U	M_U	U	M_U	U	M_U
3	W	M	W	M	W	M
4	X	XU_1	A	A	'not used'	--
5	LX	XM_1	CPL	Cpl M_1	LX	XM_1
6	UX	XM_U	CPU	Cpl M_U	UX	XM_U
7	A	A	CPW	Cpl M	'not used'	--

LEGEND

- M - Memory word (30 bits)
- M_U - Lower half memory word
- M_L - Upper half memory word
- X - Sign bit extended
- Cpl - Complement
- A - A-register
- Q - Q-register
- U_1 - U-register, lower half

SPECIAL $\hat{\wedge}$ -DESIGNATORS

j	SKIP CONDITIONS					ADDRESS MODIFICATIONS
	COM-A, Q, A-Q 104	DIV 123	ADD-Q, SUB-Q 127	ENT-LP, RPL-LP 140	SQRT 144	RPT 170
0	(no skip)	(no skip)	(no skip)	(no skip)	(no skip)	(no mod.) : Y of NE-Y
1	(unconditional skip)	SKIP	SKIP	SKIP	SKIP	ADV : Y of NE-Y+1
2	Y LESS : $Y_1(Q)$	NO Over Flow	A POS	EVEN parity	REM	BACK : Y of NE-Y-1
3	Y MORE : $Y_1(Q)$	Over Flow	A NEG	ODD parity	NO REM	ADD B : Y of NE-Y+B
4	Y IN : $(Q)_1 Y$ and $Y_1(A)$	A ZERO	Q ZERO	A ZERO	'not used'	Rpl. Inc. : Y of NE-Y+ B^{\dagger} ✓
5	Y OUT : $(Q)_1 Y$ or $Y_1(A)$	A NOT ZERO	Q NOT ZERO	A NOT ZERO	'not used'	ADV R : Y of NE-Y+1+ B^{\dagger} ✓
6	Y LESS : $Y_1(Q)$	A POS	Q POS	A POS	'not used'	BACK R : Y of NE-Y-1+ B^{\dagger} ✓
7	Y MORE : $Y_1(A)$	A NEG	Q NEG	A NEG	'not used'	ADD BR : Y of NE-Y+ B^{\dagger} ✓

✓ If N_1 is RPL class, B^{\dagger} increments Y address for the store portion of the replace.

NE - Next execution.

$\hat{\wedge}$ -DESIGNATORS & $\hat{\wedge}$ -DESIGNATORS

$\hat{\wedge}$ is a 4-bit Input/Output Channel Designator or Special Register Designator.

$\hat{\wedge}$ is a 1 or 2-bit Operand Interpretation Designator.

Store Class Type II instructions

$\hat{\wedge}$ -0: Store in Q_1

$\hat{\wedge}$ -1: Store in Y_1 ; $(Y_U) = (Y_L)$

Read Class Type II instructions

$\hat{\wedge}$ -0: $(U_1 a) \rightarrow$ Register

$\hat{\wedge}$ -1: $(Y_1 a) \rightarrow$ Register

"s" is interpreted: in instructions 01-12, 14-16 and 20-57 when $k \neq 0, 4$ or 7

in instructions 13, 17, 64, 65

in instructions 73, 76 when $\hat{\wedge} \neq 0$

in Type II instructions when $\hat{\wedge} \neq 0$

JP & RJP $\hat{\wedge}$ & $\hat{\wedge}$ -DESIGNATORS

j	JP 160	RJP 161	JP 161	RJP 165
0	(No J.mp) #	(Uncond. Jump)		
1	(Uncond. Jump) #	KEY 1		
2	Q POS	KEY 2		
3	Q NEG	KEY 3		
4	A ZERO	STOP 3		
5	A NOT ZERO	STOP 5		
6	A POS	STOP 6		
7	A NEG	STOP 7		
0-1 $\hat{\wedge}$	6 $\hat{\wedge}$ $\hat{\wedge}$	6 $\hat{\wedge}$ $\hat{\wedge}$		
0-1 $\hat{\wedge}$	C $\hat{\wedge}$ ACTIVE IN	C $\hat{\wedge}$ ACTIVE OUT		

#60 Clears interrupt & bootstrap modes.